amdgpu_mn.c 8.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342
  1. /*
  2. * Copyright 2014 Advanced Micro Devices, Inc.
  3. * All Rights Reserved.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the
  7. * "Software"), to deal in the Software without restriction, including
  8. * without limitation the rights to use, copy, modify, merge, publish,
  9. * distribute, sub license, and/or sell copies of the Software, and to
  10. * permit persons to whom the Software is furnished to do so, subject to
  11. * the following conditions:
  12. *
  13. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  14. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  15. * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
  16. * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
  17. * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
  18. * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
  19. * USE OR OTHER DEALINGS IN THE SOFTWARE.
  20. *
  21. * The above copyright notice and this permission notice (including the
  22. * next paragraph) shall be included in all copies or substantial portions
  23. * of the Software.
  24. *
  25. */
  26. /*
  27. * Authors:
  28. * Christian König <christian.koenig@amd.com>
  29. */
  30. #include <linux/firmware.h>
  31. #include <linux/module.h>
  32. #include <linux/mmu_notifier.h>
  33. #include <linux/interval_tree.h>
  34. #include <drm/drmP.h>
  35. #include <drm/drm.h>
  36. #include "amdgpu.h"
  37. struct amdgpu_mn {
  38. /* constant after initialisation */
  39. struct amdgpu_device *adev;
  40. struct mm_struct *mm;
  41. struct mmu_notifier mn;
  42. /* only used on destruction */
  43. struct work_struct work;
  44. /* protected by adev->mn_lock */
  45. struct hlist_node node;
  46. /* objects protected by lock */
  47. struct mutex lock;
  48. struct rb_root_cached objects;
  49. };
  50. struct amdgpu_mn_node {
  51. struct interval_tree_node it;
  52. struct list_head bos;
  53. };
  54. /**
  55. * amdgpu_mn_destroy - destroy the rmn
  56. *
  57. * @work: previously sheduled work item
  58. *
  59. * Lazy destroys the notifier from a work item
  60. */
  61. static void amdgpu_mn_destroy(struct work_struct *work)
  62. {
  63. struct amdgpu_mn *rmn = container_of(work, struct amdgpu_mn, work);
  64. struct amdgpu_device *adev = rmn->adev;
  65. struct amdgpu_mn_node *node, *next_node;
  66. struct amdgpu_bo *bo, *next_bo;
  67. mutex_lock(&adev->mn_lock);
  68. mutex_lock(&rmn->lock);
  69. hash_del(&rmn->node);
  70. rbtree_postorder_for_each_entry_safe(node, next_node,
  71. &rmn->objects.rb_root, it.rb) {
  72. list_for_each_entry_safe(bo, next_bo, &node->bos, mn_list) {
  73. bo->mn = NULL;
  74. list_del_init(&bo->mn_list);
  75. }
  76. kfree(node);
  77. }
  78. mutex_unlock(&rmn->lock);
  79. mutex_unlock(&adev->mn_lock);
  80. mmu_notifier_unregister_no_release(&rmn->mn, rmn->mm);
  81. kfree(rmn);
  82. }
  83. /**
  84. * amdgpu_mn_release - callback to notify about mm destruction
  85. *
  86. * @mn: our notifier
  87. * @mn: the mm this callback is about
  88. *
  89. * Shedule a work item to lazy destroy our notifier.
  90. */
  91. static void amdgpu_mn_release(struct mmu_notifier *mn,
  92. struct mm_struct *mm)
  93. {
  94. struct amdgpu_mn *rmn = container_of(mn, struct amdgpu_mn, mn);
  95. INIT_WORK(&rmn->work, amdgpu_mn_destroy);
  96. schedule_work(&rmn->work);
  97. }
  98. /**
  99. * amdgpu_mn_invalidate_node - unmap all BOs of a node
  100. *
  101. * @node: the node with the BOs to unmap
  102. *
  103. * We block for all BOs and unmap them by move them
  104. * into system domain again.
  105. */
  106. static void amdgpu_mn_invalidate_node(struct amdgpu_mn_node *node,
  107. unsigned long start,
  108. unsigned long end)
  109. {
  110. struct amdgpu_bo *bo;
  111. long r;
  112. list_for_each_entry(bo, &node->bos, mn_list) {
  113. if (!amdgpu_ttm_tt_affect_userptr(bo->tbo.ttm, start, end))
  114. continue;
  115. r = amdgpu_bo_reserve(bo, true);
  116. if (r) {
  117. DRM_ERROR("(%ld) failed to reserve user bo\n", r);
  118. continue;
  119. }
  120. r = reservation_object_wait_timeout_rcu(bo->tbo.resv,
  121. true, false, MAX_SCHEDULE_TIMEOUT);
  122. if (r <= 0)
  123. DRM_ERROR("(%ld) failed to wait for user bo\n", r);
  124. amdgpu_ttm_placement_from_domain(bo, AMDGPU_GEM_DOMAIN_CPU);
  125. r = ttm_bo_validate(&bo->tbo, &bo->placement, false, false);
  126. if (r)
  127. DRM_ERROR("(%ld) failed to validate user bo\n", r);
  128. amdgpu_bo_unreserve(bo);
  129. }
  130. }
  131. /**
  132. * amdgpu_mn_invalidate_range_start - callback to notify about mm change
  133. *
  134. * @mn: our notifier
  135. * @mn: the mm this callback is about
  136. * @start: start of updated range
  137. * @end: end of updated range
  138. *
  139. * We block for all BOs between start and end to be idle and
  140. * unmap them by move them into system domain again.
  141. */
  142. static void amdgpu_mn_invalidate_range_start(struct mmu_notifier *mn,
  143. struct mm_struct *mm,
  144. unsigned long start,
  145. unsigned long end)
  146. {
  147. struct amdgpu_mn *rmn = container_of(mn, struct amdgpu_mn, mn);
  148. struct interval_tree_node *it;
  149. /* notification is exclusive, but interval is inclusive */
  150. end -= 1;
  151. mutex_lock(&rmn->lock);
  152. it = interval_tree_iter_first(&rmn->objects, start, end);
  153. while (it) {
  154. struct amdgpu_mn_node *node;
  155. node = container_of(it, struct amdgpu_mn_node, it);
  156. it = interval_tree_iter_next(it, start, end);
  157. amdgpu_mn_invalidate_node(node, start, end);
  158. }
  159. mutex_unlock(&rmn->lock);
  160. }
  161. static const struct mmu_notifier_ops amdgpu_mn_ops = {
  162. .release = amdgpu_mn_release,
  163. .invalidate_range_start = amdgpu_mn_invalidate_range_start,
  164. };
  165. /**
  166. * amdgpu_mn_get - create notifier context
  167. *
  168. * @adev: amdgpu device pointer
  169. *
  170. * Creates a notifier context for current->mm.
  171. */
  172. static struct amdgpu_mn *amdgpu_mn_get(struct amdgpu_device *adev)
  173. {
  174. struct mm_struct *mm = current->mm;
  175. struct amdgpu_mn *rmn;
  176. int r;
  177. mutex_lock(&adev->mn_lock);
  178. if (down_write_killable(&mm->mmap_sem)) {
  179. mutex_unlock(&adev->mn_lock);
  180. return ERR_PTR(-EINTR);
  181. }
  182. hash_for_each_possible(adev->mn_hash, rmn, node, (unsigned long)mm)
  183. if (rmn->mm == mm)
  184. goto release_locks;
  185. rmn = kzalloc(sizeof(*rmn), GFP_KERNEL);
  186. if (!rmn) {
  187. rmn = ERR_PTR(-ENOMEM);
  188. goto release_locks;
  189. }
  190. rmn->adev = adev;
  191. rmn->mm = mm;
  192. rmn->mn.ops = &amdgpu_mn_ops;
  193. mutex_init(&rmn->lock);
  194. rmn->objects = RB_ROOT_CACHED;
  195. r = __mmu_notifier_register(&rmn->mn, mm);
  196. if (r)
  197. goto free_rmn;
  198. hash_add(adev->mn_hash, &rmn->node, (unsigned long)mm);
  199. release_locks:
  200. up_write(&mm->mmap_sem);
  201. mutex_unlock(&adev->mn_lock);
  202. return rmn;
  203. free_rmn:
  204. up_write(&mm->mmap_sem);
  205. mutex_unlock(&adev->mn_lock);
  206. kfree(rmn);
  207. return ERR_PTR(r);
  208. }
  209. /**
  210. * amdgpu_mn_register - register a BO for notifier updates
  211. *
  212. * @bo: amdgpu buffer object
  213. * @addr: userptr addr we should monitor
  214. *
  215. * Registers an MMU notifier for the given BO at the specified address.
  216. * Returns 0 on success, -ERRNO if anything goes wrong.
  217. */
  218. int amdgpu_mn_register(struct amdgpu_bo *bo, unsigned long addr)
  219. {
  220. unsigned long end = addr + amdgpu_bo_size(bo) - 1;
  221. struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
  222. struct amdgpu_mn *rmn;
  223. struct amdgpu_mn_node *node = NULL;
  224. struct list_head bos;
  225. struct interval_tree_node *it;
  226. rmn = amdgpu_mn_get(adev);
  227. if (IS_ERR(rmn))
  228. return PTR_ERR(rmn);
  229. INIT_LIST_HEAD(&bos);
  230. mutex_lock(&rmn->lock);
  231. while ((it = interval_tree_iter_first(&rmn->objects, addr, end))) {
  232. kfree(node);
  233. node = container_of(it, struct amdgpu_mn_node, it);
  234. interval_tree_remove(&node->it, &rmn->objects);
  235. addr = min(it->start, addr);
  236. end = max(it->last, end);
  237. list_splice(&node->bos, &bos);
  238. }
  239. if (!node) {
  240. node = kmalloc(sizeof(struct amdgpu_mn_node), GFP_KERNEL);
  241. if (!node) {
  242. mutex_unlock(&rmn->lock);
  243. return -ENOMEM;
  244. }
  245. }
  246. bo->mn = rmn;
  247. node->it.start = addr;
  248. node->it.last = end;
  249. INIT_LIST_HEAD(&node->bos);
  250. list_splice(&bos, &node->bos);
  251. list_add(&bo->mn_list, &node->bos);
  252. interval_tree_insert(&node->it, &rmn->objects);
  253. mutex_unlock(&rmn->lock);
  254. return 0;
  255. }
  256. /**
  257. * amdgpu_mn_unregister - unregister a BO for notifier updates
  258. *
  259. * @bo: amdgpu buffer object
  260. *
  261. * Remove any registration of MMU notifier updates from the buffer object.
  262. */
  263. void amdgpu_mn_unregister(struct amdgpu_bo *bo)
  264. {
  265. struct amdgpu_device *adev = amdgpu_ttm_adev(bo->tbo.bdev);
  266. struct amdgpu_mn *rmn;
  267. struct list_head *head;
  268. mutex_lock(&adev->mn_lock);
  269. rmn = bo->mn;
  270. if (rmn == NULL) {
  271. mutex_unlock(&adev->mn_lock);
  272. return;
  273. }
  274. mutex_lock(&rmn->lock);
  275. /* save the next list entry for later */
  276. head = bo->mn_list.next;
  277. bo->mn = NULL;
  278. list_del_init(&bo->mn_list);
  279. if (list_empty(head)) {
  280. struct amdgpu_mn_node *node;
  281. node = container_of(head, struct amdgpu_mn_node, bos);
  282. interval_tree_remove(&node->it, &rmn->objects);
  283. kfree(node);
  284. }
  285. mutex_unlock(&rmn->lock);
  286. mutex_unlock(&adev->mn_lock);
  287. }