Kconfig 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. #
  2. # FPGA framework configuration
  3. #
  4. menuconfig FPGA
  5. tristate "FPGA Configuration Framework"
  6. help
  7. Say Y here if you want support for configuring FPGAs from the
  8. kernel. The FPGA framework adds a FPGA manager class and FPGA
  9. manager drivers.
  10. if FPGA
  11. config FPGA_REGION
  12. tristate "FPGA Region"
  13. depends on OF && FPGA_BRIDGE
  14. help
  15. FPGA Regions allow loading FPGA images under control of
  16. the Device Tree.
  17. config FPGA_MGR_ICE40_SPI
  18. tristate "Lattice iCE40 SPI"
  19. depends on OF && SPI
  20. help
  21. FPGA manager driver support for Lattice iCE40 FPGAs over SPI.
  22. config FPGA_MGR_ALTERA_CVP
  23. tristate "Altera Arria-V/Cyclone-V/Stratix-V CvP FPGA Manager"
  24. depends on PCI
  25. help
  26. FPGA manager driver support for Arria-V, Cyclone-V, Stratix-V
  27. and Arria 10 Altera FPGAs using the CvP interface over PCIe.
  28. config FPGA_MGR_ALTERA_PS_SPI
  29. tristate "Altera FPGA Passive Serial over SPI"
  30. depends on SPI
  31. help
  32. FPGA manager driver support for Altera Arria/Cyclone/Stratix
  33. using the passive serial interface over SPI.
  34. config FPGA_MGR_SOCFPGA
  35. tristate "Altera SOCFPGA FPGA Manager"
  36. depends on ARCH_SOCFPGA || COMPILE_TEST
  37. help
  38. FPGA manager driver support for Altera SOCFPGA.
  39. config FPGA_MGR_SOCFPGA_A10
  40. tristate "Altera SoCFPGA Arria10"
  41. depends on ARCH_SOCFPGA || COMPILE_TEST
  42. select REGMAP_MMIO
  43. help
  44. FPGA manager driver support for Altera Arria10 SoCFPGA.
  45. config FPGA_MGR_TS73XX
  46. tristate "Technologic Systems TS-73xx SBC FPGA Manager"
  47. depends on ARCH_EP93XX && MACH_TS72XX
  48. help
  49. FPGA manager driver support for the Altera Cyclone II FPGA
  50. present on the TS-73xx SBC boards.
  51. config FPGA_MGR_XILINX_SPI
  52. tristate "Xilinx Configuration over Slave Serial (SPI)"
  53. depends on SPI
  54. help
  55. FPGA manager driver support for Xilinx FPGA configuration
  56. over slave serial interface.
  57. config FPGA_MGR_ZYNQ_FPGA
  58. tristate "Xilinx Zynq FPGA"
  59. depends on ARCH_ZYNQ || COMPILE_TEST
  60. depends on HAS_DMA
  61. help
  62. FPGA manager driver support for Xilinx Zynq FPGAs.
  63. config FPGA_BRIDGE
  64. tristate "FPGA Bridge Framework"
  65. depends on OF
  66. help
  67. Say Y here if you want to support bridges connected between host
  68. processors and FPGAs or between FPGAs.
  69. config SOCFPGA_FPGA_BRIDGE
  70. tristate "Altera SoCFPGA FPGA Bridges"
  71. depends on ARCH_SOCFPGA && FPGA_BRIDGE
  72. help
  73. Say Y to enable drivers for FPGA bridges for Altera SOCFPGA
  74. devices.
  75. config ALTERA_FREEZE_BRIDGE
  76. tristate "Altera FPGA Freeze Bridge"
  77. depends on ARCH_SOCFPGA && FPGA_BRIDGE
  78. help
  79. Say Y to enable drivers for Altera FPGA Freeze bridges. A
  80. freeze bridge is a bridge that exists in the FPGA fabric to
  81. isolate one region of the FPGA from the busses while that
  82. region is being reprogrammed.
  83. config ALTERA_PR_IP_CORE
  84. tristate "Altera Partial Reconfiguration IP Core"
  85. help
  86. Core driver support for Altera Partial Reconfiguration IP component
  87. config ALTERA_PR_IP_CORE_PLAT
  88. tristate "Platform support of Altera Partial Reconfiguration IP Core"
  89. depends on ALTERA_PR_IP_CORE && OF && HAS_IOMEM
  90. help
  91. Platform driver support for Altera Partial Reconfiguration IP
  92. component
  93. config XILINX_PR_DECOUPLER
  94. tristate "Xilinx LogiCORE PR Decoupler"
  95. depends on FPGA_BRIDGE
  96. depends on HAS_IOMEM
  97. help
  98. Say Y to enable drivers for Xilinx LogiCORE PR Decoupler.
  99. The PR Decoupler exists in the FPGA fabric to isolate one
  100. region of the FPGA from the busses while that region is
  101. being reprogrammed during partial reconfig.
  102. endif # FPGA