smp.c 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397
  1. /*
  2. * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. *
  8. * RajeshwarR: Dec 11, 2007
  9. * -- Added support for Inter Processor Interrupts
  10. *
  11. * Vineetg: Nov 1st, 2007
  12. * -- Initial Write (Borrowed heavily from ARM)
  13. */
  14. #include <linux/spinlock.h>
  15. #include <linux/sched/mm.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/profile.h>
  18. #include <linux/mm.h>
  19. #include <linux/cpu.h>
  20. #include <linux/irq.h>
  21. #include <linux/atomic.h>
  22. #include <linux/cpumask.h>
  23. #include <linux/reboot.h>
  24. #include <linux/irqdomain.h>
  25. #include <linux/export.h>
  26. #include <asm/processor.h>
  27. #include <asm/setup.h>
  28. #include <asm/mach_desc.h>
  29. #ifndef CONFIG_ARC_HAS_LLSC
  30. arch_spinlock_t smp_atomic_ops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  31. arch_spinlock_t smp_bitops_lock = __ARCH_SPIN_LOCK_UNLOCKED;
  32. EXPORT_SYMBOL_GPL(smp_atomic_ops_lock);
  33. EXPORT_SYMBOL_GPL(smp_bitops_lock);
  34. #endif
  35. struct plat_smp_ops __weak plat_smp_ops;
  36. /* XXX: per cpu ? Only needed once in early seconday boot */
  37. struct task_struct *secondary_idle_tsk;
  38. /* Called from start_kernel */
  39. void __init smp_prepare_boot_cpu(void)
  40. {
  41. }
  42. /*
  43. * Called from setup_arch() before calling setup_processor()
  44. *
  45. * - Initialise the CPU possible map early - this describes the CPUs
  46. * which may be present or become present in the system.
  47. * - Call early smp init hook. This can initialize a specific multi-core
  48. * IP which is say common to several platforms (hence not part of
  49. * platform specific int_early() hook)
  50. */
  51. void __init smp_init_cpus(void)
  52. {
  53. unsigned int i;
  54. for (i = 0; i < NR_CPUS; i++)
  55. set_cpu_possible(i, true);
  56. if (plat_smp_ops.init_early_smp)
  57. plat_smp_ops.init_early_smp();
  58. }
  59. /* called from init ( ) => process 1 */
  60. void __init smp_prepare_cpus(unsigned int max_cpus)
  61. {
  62. int i;
  63. /*
  64. * if platform didn't set the present map already, do it now
  65. * boot cpu is set to present already by init/main.c
  66. */
  67. if (num_present_cpus() <= 1) {
  68. for (i = 0; i < max_cpus; i++)
  69. set_cpu_present(i, true);
  70. }
  71. }
  72. void __init smp_cpus_done(unsigned int max_cpus)
  73. {
  74. }
  75. /*
  76. * Default smp boot helper for Run-on-reset case where all cores start off
  77. * together. Non-masters need to wait for Master to start running.
  78. * This is implemented using a flag in memory, which Non-masters spin-wait on.
  79. * Master sets it to cpu-id of core to "ungate" it.
  80. */
  81. static volatile int wake_flag;
  82. #ifdef CONFIG_ISA_ARCOMPACT
  83. #define __boot_read(f) f
  84. #define __boot_write(f, v) f = v
  85. #else
  86. #define __boot_read(f) arc_read_uncached_32(&f)
  87. #define __boot_write(f, v) arc_write_uncached_32(&f, v)
  88. #endif
  89. static void arc_default_smp_cpu_kick(int cpu, unsigned long pc)
  90. {
  91. BUG_ON(cpu == 0);
  92. __boot_write(wake_flag, cpu);
  93. }
  94. void arc_platform_smp_wait_to_boot(int cpu)
  95. {
  96. /* for halt-on-reset, we've waited already */
  97. if (IS_ENABLED(CONFIG_ARC_SMP_HALT_ON_RESET))
  98. return;
  99. while (__boot_read(wake_flag) != cpu)
  100. ;
  101. __boot_write(wake_flag, 0);
  102. }
  103. const char *arc_platform_smp_cpuinfo(void)
  104. {
  105. return plat_smp_ops.info ? : "";
  106. }
  107. /*
  108. * The very first "C" code executed by secondary
  109. * Called from asm stub in head.S
  110. * "current"/R25 already setup by low level boot code
  111. */
  112. void start_kernel_secondary(void)
  113. {
  114. struct mm_struct *mm = &init_mm;
  115. unsigned int cpu = smp_processor_id();
  116. /* MMU, Caches, Vector Table, Interrupts etc */
  117. setup_processor();
  118. mmget(mm);
  119. mmgrab(mm);
  120. current->active_mm = mm;
  121. cpumask_set_cpu(cpu, mm_cpumask(mm));
  122. /* Some SMP H/w setup - for each cpu */
  123. if (plat_smp_ops.init_per_cpu)
  124. plat_smp_ops.init_per_cpu(cpu);
  125. if (machine_desc->init_per_cpu)
  126. machine_desc->init_per_cpu(cpu);
  127. notify_cpu_starting(cpu);
  128. set_cpu_online(cpu, true);
  129. pr_info("## CPU%u LIVE ##: Executing Code...\n", cpu);
  130. local_irq_enable();
  131. preempt_disable();
  132. cpu_startup_entry(CPUHP_AP_ONLINE_IDLE);
  133. }
  134. /*
  135. * Called from kernel_init( ) -> smp_init( ) - for each CPU
  136. *
  137. * At this point, Secondary Processor is "HALT"ed:
  138. * -It booted, but was halted in head.S
  139. * -It was configured to halt-on-reset
  140. * So need to wake it up.
  141. *
  142. * Essential requirements being where to run from (PC) and stack (SP)
  143. */
  144. int __cpu_up(unsigned int cpu, struct task_struct *idle)
  145. {
  146. unsigned long wait_till;
  147. secondary_idle_tsk = idle;
  148. pr_info("Idle Task [%d] %p", cpu, idle);
  149. pr_info("Trying to bring up CPU%u ...\n", cpu);
  150. if (plat_smp_ops.cpu_kick)
  151. plat_smp_ops.cpu_kick(cpu,
  152. (unsigned long)first_lines_of_secondary);
  153. else
  154. arc_default_smp_cpu_kick(cpu, (unsigned long)NULL);
  155. /* wait for 1 sec after kicking the secondary */
  156. wait_till = jiffies + HZ;
  157. while (time_before(jiffies, wait_till)) {
  158. if (cpu_online(cpu))
  159. break;
  160. }
  161. if (!cpu_online(cpu)) {
  162. pr_info("Timeout: CPU%u FAILED to comeup !!!\n", cpu);
  163. return -1;
  164. }
  165. secondary_idle_tsk = NULL;
  166. return 0;
  167. }
  168. /*
  169. * not supported here
  170. */
  171. int setup_profiling_timer(unsigned int multiplier)
  172. {
  173. return -EINVAL;
  174. }
  175. /*****************************************************************************/
  176. /* Inter Processor Interrupt Handling */
  177. /*****************************************************************************/
  178. enum ipi_msg_type {
  179. IPI_EMPTY = 0,
  180. IPI_RESCHEDULE = 1,
  181. IPI_CALL_FUNC,
  182. IPI_CPU_STOP,
  183. };
  184. /*
  185. * In arches with IRQ for each msg type (above), receiver can use IRQ-id to
  186. * figure out what msg was sent. For those which don't (ARC has dedicated IPI
  187. * IRQ), the msg-type needs to be conveyed via per-cpu data
  188. */
  189. static DEFINE_PER_CPU(unsigned long, ipi_data);
  190. static void ipi_send_msg_one(int cpu, enum ipi_msg_type msg)
  191. {
  192. unsigned long __percpu *ipi_data_ptr = per_cpu_ptr(&ipi_data, cpu);
  193. unsigned long old, new;
  194. unsigned long flags;
  195. pr_debug("%d Sending msg [%d] to %d\n", smp_processor_id(), msg, cpu);
  196. local_irq_save(flags);
  197. /*
  198. * Atomically write new msg bit (in case others are writing too),
  199. * and read back old value
  200. */
  201. do {
  202. new = old = ACCESS_ONCE(*ipi_data_ptr);
  203. new |= 1U << msg;
  204. } while (cmpxchg(ipi_data_ptr, old, new) != old);
  205. /*
  206. * Call the platform specific IPI kick function, but avoid if possible:
  207. * Only do so if there's no pending msg from other concurrent sender(s).
  208. * Otherwise, recevier will see this msg as well when it takes the
  209. * IPI corresponding to that msg. This is true, even if it is already in
  210. * IPI handler, because !@old means it has not yet dequeued the msg(s)
  211. * so @new msg can be a free-loader
  212. */
  213. if (plat_smp_ops.ipi_send && !old)
  214. plat_smp_ops.ipi_send(cpu);
  215. local_irq_restore(flags);
  216. }
  217. static void ipi_send_msg(const struct cpumask *callmap, enum ipi_msg_type msg)
  218. {
  219. unsigned int cpu;
  220. for_each_cpu(cpu, callmap)
  221. ipi_send_msg_one(cpu, msg);
  222. }
  223. void smp_send_reschedule(int cpu)
  224. {
  225. ipi_send_msg_one(cpu, IPI_RESCHEDULE);
  226. }
  227. void smp_send_stop(void)
  228. {
  229. struct cpumask targets;
  230. cpumask_copy(&targets, cpu_online_mask);
  231. cpumask_clear_cpu(smp_processor_id(), &targets);
  232. ipi_send_msg(&targets, IPI_CPU_STOP);
  233. }
  234. void arch_send_call_function_single_ipi(int cpu)
  235. {
  236. ipi_send_msg_one(cpu, IPI_CALL_FUNC);
  237. }
  238. void arch_send_call_function_ipi_mask(const struct cpumask *mask)
  239. {
  240. ipi_send_msg(mask, IPI_CALL_FUNC);
  241. }
  242. /*
  243. * ipi_cpu_stop - handle IPI from smp_send_stop()
  244. */
  245. static void ipi_cpu_stop(void)
  246. {
  247. machine_halt();
  248. }
  249. static inline int __do_IPI(unsigned long msg)
  250. {
  251. int rc = 0;
  252. switch (msg) {
  253. case IPI_RESCHEDULE:
  254. scheduler_ipi();
  255. break;
  256. case IPI_CALL_FUNC:
  257. generic_smp_call_function_interrupt();
  258. break;
  259. case IPI_CPU_STOP:
  260. ipi_cpu_stop();
  261. break;
  262. default:
  263. rc = 1;
  264. }
  265. return rc;
  266. }
  267. /*
  268. * arch-common ISR to handle for inter-processor interrupts
  269. * Has hooks for platform specific IPI
  270. */
  271. irqreturn_t do_IPI(int irq, void *dev_id)
  272. {
  273. unsigned long pending;
  274. unsigned long __maybe_unused copy;
  275. pr_debug("IPI [%ld] received on cpu %d\n",
  276. *this_cpu_ptr(&ipi_data), smp_processor_id());
  277. if (plat_smp_ops.ipi_clear)
  278. plat_smp_ops.ipi_clear(irq);
  279. /*
  280. * "dequeue" the msg corresponding to this IPI (and possibly other
  281. * piggybacked msg from elided IPIs: see ipi_send_msg_one() above)
  282. */
  283. copy = pending = xchg(this_cpu_ptr(&ipi_data), 0);
  284. do {
  285. unsigned long msg = __ffs(pending);
  286. int rc;
  287. rc = __do_IPI(msg);
  288. if (rc)
  289. pr_info("IPI with bogus msg %ld in %ld\n", msg, copy);
  290. pending &= ~(1U << msg);
  291. } while (pending);
  292. return IRQ_HANDLED;
  293. }
  294. /*
  295. * API called by platform code to hookup arch-common ISR to their IPI IRQ
  296. *
  297. * Note: If IPI is provided by platform (vs. say ARC MCIP), their intc setup/map
  298. * function needs to call call irq_set_percpu_devid() for IPI IRQ, otherwise
  299. * request_percpu_irq() below will fail
  300. */
  301. static DEFINE_PER_CPU(int, ipi_dev);
  302. int smp_ipi_irq_setup(int cpu, irq_hw_number_t hwirq)
  303. {
  304. int *dev = per_cpu_ptr(&ipi_dev, cpu);
  305. unsigned int virq = irq_find_mapping(NULL, hwirq);
  306. if (!virq)
  307. panic("Cannot find virq for root domain and hwirq=%lu", hwirq);
  308. /* Boot cpu calls request, all call enable */
  309. if (!cpu) {
  310. int rc;
  311. rc = request_percpu_irq(virq, do_IPI, "IPI Interrupt", dev);
  312. if (rc)
  313. panic("Percpu IRQ request failed for %u\n", virq);
  314. }
  315. enable_percpu_irq(virq, 0);
  316. return 0;
  317. }