ntb_transport.c 54 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171
  1. /*
  2. * This file is provided under a dual BSD/GPLv2 license. When using or
  3. * redistributing this file, you may do so under either license.
  4. *
  5. * GPL LICENSE SUMMARY
  6. *
  7. * Copyright(c) 2012 Intel Corporation. All rights reserved.
  8. * Copyright (C) 2015 EMC Corporation. All Rights Reserved.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of version 2 of the GNU General Public License as
  12. * published by the Free Software Foundation.
  13. *
  14. * BSD LICENSE
  15. *
  16. * Copyright(c) 2012 Intel Corporation. All rights reserved.
  17. * Copyright (C) 2015 EMC Corporation. All Rights Reserved.
  18. *
  19. * Redistribution and use in source and binary forms, with or without
  20. * modification, are permitted provided that the following conditions
  21. * are met:
  22. *
  23. * * Redistributions of source code must retain the above copyright
  24. * notice, this list of conditions and the following disclaimer.
  25. * * Redistributions in binary form must reproduce the above copy
  26. * notice, this list of conditions and the following disclaimer in
  27. * the documentation and/or other materials provided with the
  28. * distribution.
  29. * * Neither the name of Intel Corporation nor the names of its
  30. * contributors may be used to endorse or promote products derived
  31. * from this software without specific prior written permission.
  32. *
  33. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  34. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  35. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  36. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  37. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  38. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  39. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  40. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  41. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  42. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  43. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  44. *
  45. * PCIe NTB Transport Linux driver
  46. *
  47. * Contact Information:
  48. * Jon Mason <jon.mason@intel.com>
  49. */
  50. #include <linux/debugfs.h>
  51. #include <linux/delay.h>
  52. #include <linux/dmaengine.h>
  53. #include <linux/dma-mapping.h>
  54. #include <linux/errno.h>
  55. #include <linux/export.h>
  56. #include <linux/interrupt.h>
  57. #include <linux/module.h>
  58. #include <linux/pci.h>
  59. #include <linux/slab.h>
  60. #include <linux/types.h>
  61. #include <linux/uaccess.h>
  62. #include "linux/ntb.h"
  63. #include "linux/ntb_transport.h"
  64. #define NTB_TRANSPORT_VERSION 4
  65. #define NTB_TRANSPORT_VER "4"
  66. #define NTB_TRANSPORT_NAME "ntb_transport"
  67. #define NTB_TRANSPORT_DESC "Software Queue-Pair Transport over NTB"
  68. MODULE_DESCRIPTION(NTB_TRANSPORT_DESC);
  69. MODULE_VERSION(NTB_TRANSPORT_VER);
  70. MODULE_LICENSE("Dual BSD/GPL");
  71. MODULE_AUTHOR("Intel Corporation");
  72. static unsigned long max_mw_size;
  73. module_param(max_mw_size, ulong, 0644);
  74. MODULE_PARM_DESC(max_mw_size, "Limit size of large memory windows");
  75. static unsigned int transport_mtu = 0x10000;
  76. module_param(transport_mtu, uint, 0644);
  77. MODULE_PARM_DESC(transport_mtu, "Maximum size of NTB transport packets");
  78. static unsigned char max_num_clients;
  79. module_param(max_num_clients, byte, 0644);
  80. MODULE_PARM_DESC(max_num_clients, "Maximum number of NTB transport clients");
  81. static unsigned int copy_bytes = 1024;
  82. module_param(copy_bytes, uint, 0644);
  83. MODULE_PARM_DESC(copy_bytes, "Threshold under which NTB will use the CPU to copy instead of DMA");
  84. static bool use_dma;
  85. module_param(use_dma, bool, 0644);
  86. MODULE_PARM_DESC(use_dma, "Use DMA engine to perform large data copy");
  87. static struct dentry *nt_debugfs_dir;
  88. struct ntb_queue_entry {
  89. /* ntb_queue list reference */
  90. struct list_head entry;
  91. /* pointers to data to be transferred */
  92. void *cb_data;
  93. void *buf;
  94. unsigned int len;
  95. unsigned int flags;
  96. struct ntb_transport_qp *qp;
  97. union {
  98. struct ntb_payload_header __iomem *tx_hdr;
  99. struct ntb_payload_header *rx_hdr;
  100. };
  101. unsigned int index;
  102. };
  103. struct ntb_rx_info {
  104. unsigned int entry;
  105. };
  106. struct ntb_transport_qp {
  107. struct ntb_transport_ctx *transport;
  108. struct ntb_dev *ndev;
  109. void *cb_data;
  110. struct dma_chan *tx_dma_chan;
  111. struct dma_chan *rx_dma_chan;
  112. bool client_ready;
  113. bool link_is_up;
  114. bool active;
  115. u8 qp_num; /* Only 64 QP's are allowed. 0-63 */
  116. u64 qp_bit;
  117. struct ntb_rx_info __iomem *rx_info;
  118. struct ntb_rx_info *remote_rx_info;
  119. void (*tx_handler)(struct ntb_transport_qp *qp, void *qp_data,
  120. void *data, int len);
  121. struct list_head tx_free_q;
  122. spinlock_t ntb_tx_free_q_lock;
  123. void __iomem *tx_mw;
  124. dma_addr_t tx_mw_phys;
  125. unsigned int tx_index;
  126. unsigned int tx_max_entry;
  127. unsigned int tx_max_frame;
  128. void (*rx_handler)(struct ntb_transport_qp *qp, void *qp_data,
  129. void *data, int len);
  130. struct list_head rx_post_q;
  131. struct list_head rx_pend_q;
  132. struct list_head rx_free_q;
  133. /* ntb_rx_q_lock: synchronize access to rx_XXXX_q */
  134. spinlock_t ntb_rx_q_lock;
  135. void *rx_buff;
  136. unsigned int rx_index;
  137. unsigned int rx_max_entry;
  138. unsigned int rx_max_frame;
  139. unsigned int rx_alloc_entry;
  140. dma_cookie_t last_cookie;
  141. struct tasklet_struct rxc_db_work;
  142. void (*event_handler)(void *data, int status);
  143. struct delayed_work link_work;
  144. struct work_struct link_cleanup;
  145. struct dentry *debugfs_dir;
  146. struct dentry *debugfs_stats;
  147. /* Stats */
  148. u64 rx_bytes;
  149. u64 rx_pkts;
  150. u64 rx_ring_empty;
  151. u64 rx_err_no_buf;
  152. u64 rx_err_oflow;
  153. u64 rx_err_ver;
  154. u64 rx_memcpy;
  155. u64 rx_async;
  156. u64 dma_rx_prep_err;
  157. u64 tx_bytes;
  158. u64 tx_pkts;
  159. u64 tx_ring_full;
  160. u64 tx_err_no_buf;
  161. u64 tx_memcpy;
  162. u64 tx_async;
  163. u64 dma_tx_prep_err;
  164. };
  165. struct ntb_transport_mw {
  166. phys_addr_t phys_addr;
  167. resource_size_t phys_size;
  168. resource_size_t xlat_align;
  169. resource_size_t xlat_align_size;
  170. void __iomem *vbase;
  171. size_t xlat_size;
  172. size_t buff_size;
  173. void *virt_addr;
  174. dma_addr_t dma_addr;
  175. };
  176. struct ntb_transport_client_dev {
  177. struct list_head entry;
  178. struct ntb_transport_ctx *nt;
  179. struct device dev;
  180. };
  181. struct ntb_transport_ctx {
  182. struct list_head entry;
  183. struct list_head client_devs;
  184. struct ntb_dev *ndev;
  185. struct ntb_transport_mw *mw_vec;
  186. struct ntb_transport_qp *qp_vec;
  187. unsigned int mw_count;
  188. unsigned int qp_count;
  189. u64 qp_bitmap;
  190. u64 qp_bitmap_free;
  191. bool link_is_up;
  192. struct delayed_work link_work;
  193. struct work_struct link_cleanup;
  194. struct dentry *debugfs_node_dir;
  195. };
  196. enum {
  197. DESC_DONE_FLAG = BIT(0),
  198. LINK_DOWN_FLAG = BIT(1),
  199. };
  200. struct ntb_payload_header {
  201. unsigned int ver;
  202. unsigned int len;
  203. unsigned int flags;
  204. };
  205. enum {
  206. VERSION = 0,
  207. QP_LINKS,
  208. NUM_QPS,
  209. NUM_MWS,
  210. MW0_SZ_HIGH,
  211. MW0_SZ_LOW,
  212. MW1_SZ_HIGH,
  213. MW1_SZ_LOW,
  214. MAX_SPAD,
  215. };
  216. #define dev_client_dev(__dev) \
  217. container_of((__dev), struct ntb_transport_client_dev, dev)
  218. #define drv_client(__drv) \
  219. container_of((__drv), struct ntb_transport_client, driver)
  220. #define QP_TO_MW(nt, qp) ((qp) % nt->mw_count)
  221. #define NTB_QP_DEF_NUM_ENTRIES 100
  222. #define NTB_LINK_DOWN_TIMEOUT 10
  223. #define DMA_RETRIES 20
  224. #define DMA_OUT_RESOURCE_TO 50
  225. static void ntb_transport_rxc_db(unsigned long data);
  226. static const struct ntb_ctx_ops ntb_transport_ops;
  227. static struct ntb_client ntb_transport_client;
  228. static int ntb_transport_bus_match(struct device *dev,
  229. struct device_driver *drv)
  230. {
  231. return !strncmp(dev_name(dev), drv->name, strlen(drv->name));
  232. }
  233. static int ntb_transport_bus_probe(struct device *dev)
  234. {
  235. const struct ntb_transport_client *client;
  236. int rc = -EINVAL;
  237. get_device(dev);
  238. client = drv_client(dev->driver);
  239. rc = client->probe(dev);
  240. if (rc)
  241. put_device(dev);
  242. return rc;
  243. }
  244. static int ntb_transport_bus_remove(struct device *dev)
  245. {
  246. const struct ntb_transport_client *client;
  247. client = drv_client(dev->driver);
  248. client->remove(dev);
  249. put_device(dev);
  250. return 0;
  251. }
  252. static struct bus_type ntb_transport_bus = {
  253. .name = "ntb_transport",
  254. .match = ntb_transport_bus_match,
  255. .probe = ntb_transport_bus_probe,
  256. .remove = ntb_transport_bus_remove,
  257. };
  258. static LIST_HEAD(ntb_transport_list);
  259. static int ntb_bus_init(struct ntb_transport_ctx *nt)
  260. {
  261. list_add_tail(&nt->entry, &ntb_transport_list);
  262. return 0;
  263. }
  264. static void ntb_bus_remove(struct ntb_transport_ctx *nt)
  265. {
  266. struct ntb_transport_client_dev *client_dev, *cd;
  267. list_for_each_entry_safe(client_dev, cd, &nt->client_devs, entry) {
  268. dev_err(client_dev->dev.parent, "%s still attached to bus, removing\n",
  269. dev_name(&client_dev->dev));
  270. list_del(&client_dev->entry);
  271. device_unregister(&client_dev->dev);
  272. }
  273. list_del(&nt->entry);
  274. }
  275. static void ntb_transport_client_release(struct device *dev)
  276. {
  277. struct ntb_transport_client_dev *client_dev;
  278. client_dev = dev_client_dev(dev);
  279. kfree(client_dev);
  280. }
  281. /**
  282. * ntb_transport_unregister_client_dev - Unregister NTB client device
  283. * @device_name: Name of NTB client device
  284. *
  285. * Unregister an NTB client device with the NTB transport layer
  286. */
  287. void ntb_transport_unregister_client_dev(char *device_name)
  288. {
  289. struct ntb_transport_client_dev *client, *cd;
  290. struct ntb_transport_ctx *nt;
  291. list_for_each_entry(nt, &ntb_transport_list, entry)
  292. list_for_each_entry_safe(client, cd, &nt->client_devs, entry)
  293. if (!strncmp(dev_name(&client->dev), device_name,
  294. strlen(device_name))) {
  295. list_del(&client->entry);
  296. device_unregister(&client->dev);
  297. }
  298. }
  299. EXPORT_SYMBOL_GPL(ntb_transport_unregister_client_dev);
  300. /**
  301. * ntb_transport_register_client_dev - Register NTB client device
  302. * @device_name: Name of NTB client device
  303. *
  304. * Register an NTB client device with the NTB transport layer
  305. */
  306. int ntb_transport_register_client_dev(char *device_name)
  307. {
  308. struct ntb_transport_client_dev *client_dev;
  309. struct ntb_transport_ctx *nt;
  310. int node;
  311. int rc, i = 0;
  312. if (list_empty(&ntb_transport_list))
  313. return -ENODEV;
  314. list_for_each_entry(nt, &ntb_transport_list, entry) {
  315. struct device *dev;
  316. node = dev_to_node(&nt->ndev->dev);
  317. client_dev = kzalloc_node(sizeof(*client_dev),
  318. GFP_KERNEL, node);
  319. if (!client_dev) {
  320. rc = -ENOMEM;
  321. goto err;
  322. }
  323. dev = &client_dev->dev;
  324. /* setup and register client devices */
  325. dev_set_name(dev, "%s%d", device_name, i);
  326. dev->bus = &ntb_transport_bus;
  327. dev->release = ntb_transport_client_release;
  328. dev->parent = &nt->ndev->dev;
  329. rc = device_register(dev);
  330. if (rc) {
  331. kfree(client_dev);
  332. goto err;
  333. }
  334. list_add_tail(&client_dev->entry, &nt->client_devs);
  335. i++;
  336. }
  337. return 0;
  338. err:
  339. ntb_transport_unregister_client_dev(device_name);
  340. return rc;
  341. }
  342. EXPORT_SYMBOL_GPL(ntb_transport_register_client_dev);
  343. /**
  344. * ntb_transport_register_client - Register NTB client driver
  345. * @drv: NTB client driver to be registered
  346. *
  347. * Register an NTB client driver with the NTB transport layer
  348. *
  349. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  350. */
  351. int ntb_transport_register_client(struct ntb_transport_client *drv)
  352. {
  353. drv->driver.bus = &ntb_transport_bus;
  354. if (list_empty(&ntb_transport_list))
  355. return -ENODEV;
  356. return driver_register(&drv->driver);
  357. }
  358. EXPORT_SYMBOL_GPL(ntb_transport_register_client);
  359. /**
  360. * ntb_transport_unregister_client - Unregister NTB client driver
  361. * @drv: NTB client driver to be unregistered
  362. *
  363. * Unregister an NTB client driver with the NTB transport layer
  364. *
  365. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  366. */
  367. void ntb_transport_unregister_client(struct ntb_transport_client *drv)
  368. {
  369. driver_unregister(&drv->driver);
  370. }
  371. EXPORT_SYMBOL_GPL(ntb_transport_unregister_client);
  372. static ssize_t debugfs_read(struct file *filp, char __user *ubuf, size_t count,
  373. loff_t *offp)
  374. {
  375. struct ntb_transport_qp *qp;
  376. char *buf;
  377. ssize_t ret, out_offset, out_count;
  378. qp = filp->private_data;
  379. if (!qp || !qp->link_is_up)
  380. return 0;
  381. out_count = 1000;
  382. buf = kmalloc(out_count, GFP_KERNEL);
  383. if (!buf)
  384. return -ENOMEM;
  385. out_offset = 0;
  386. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  387. "\nNTB QP stats:\n\n");
  388. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  389. "rx_bytes - \t%llu\n", qp->rx_bytes);
  390. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  391. "rx_pkts - \t%llu\n", qp->rx_pkts);
  392. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  393. "rx_memcpy - \t%llu\n", qp->rx_memcpy);
  394. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  395. "rx_async - \t%llu\n", qp->rx_async);
  396. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  397. "rx_ring_empty - %llu\n", qp->rx_ring_empty);
  398. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  399. "rx_err_no_buf - %llu\n", qp->rx_err_no_buf);
  400. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  401. "rx_err_oflow - \t%llu\n", qp->rx_err_oflow);
  402. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  403. "rx_err_ver - \t%llu\n", qp->rx_err_ver);
  404. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  405. "rx_buff - \t0x%p\n", qp->rx_buff);
  406. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  407. "rx_index - \t%u\n", qp->rx_index);
  408. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  409. "rx_max_entry - \t%u\n", qp->rx_max_entry);
  410. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  411. "rx_alloc_entry - \t%u\n\n", qp->rx_alloc_entry);
  412. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  413. "tx_bytes - \t%llu\n", qp->tx_bytes);
  414. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  415. "tx_pkts - \t%llu\n", qp->tx_pkts);
  416. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  417. "tx_memcpy - \t%llu\n", qp->tx_memcpy);
  418. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  419. "tx_async - \t%llu\n", qp->tx_async);
  420. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  421. "tx_ring_full - \t%llu\n", qp->tx_ring_full);
  422. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  423. "tx_err_no_buf - %llu\n", qp->tx_err_no_buf);
  424. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  425. "tx_mw - \t0x%p\n", qp->tx_mw);
  426. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  427. "tx_index (H) - \t%u\n", qp->tx_index);
  428. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  429. "RRI (T) - \t%u\n",
  430. qp->remote_rx_info->entry);
  431. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  432. "tx_max_entry - \t%u\n", qp->tx_max_entry);
  433. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  434. "free tx - \t%u\n",
  435. ntb_transport_tx_free_entry(qp));
  436. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  437. "DMA tx prep err - \t%llu\n",
  438. qp->dma_tx_prep_err);
  439. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  440. "DMA rx prep err - \t%llu\n",
  441. qp->dma_rx_prep_err);
  442. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  443. "\n");
  444. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  445. "Using TX DMA - \t%s\n",
  446. qp->tx_dma_chan ? "Yes" : "No");
  447. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  448. "Using RX DMA - \t%s\n",
  449. qp->rx_dma_chan ? "Yes" : "No");
  450. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  451. "QP Link - \t%s\n",
  452. qp->link_is_up ? "Up" : "Down");
  453. out_offset += snprintf(buf + out_offset, out_count - out_offset,
  454. "\n");
  455. if (out_offset > out_count)
  456. out_offset = out_count;
  457. ret = simple_read_from_buffer(ubuf, count, offp, buf, out_offset);
  458. kfree(buf);
  459. return ret;
  460. }
  461. static const struct file_operations ntb_qp_debugfs_stats = {
  462. .owner = THIS_MODULE,
  463. .open = simple_open,
  464. .read = debugfs_read,
  465. };
  466. static void ntb_list_add(spinlock_t *lock, struct list_head *entry,
  467. struct list_head *list)
  468. {
  469. unsigned long flags;
  470. spin_lock_irqsave(lock, flags);
  471. list_add_tail(entry, list);
  472. spin_unlock_irqrestore(lock, flags);
  473. }
  474. static struct ntb_queue_entry *ntb_list_rm(spinlock_t *lock,
  475. struct list_head *list)
  476. {
  477. struct ntb_queue_entry *entry;
  478. unsigned long flags;
  479. spin_lock_irqsave(lock, flags);
  480. if (list_empty(list)) {
  481. entry = NULL;
  482. goto out;
  483. }
  484. entry = list_first_entry(list, struct ntb_queue_entry, entry);
  485. list_del(&entry->entry);
  486. out:
  487. spin_unlock_irqrestore(lock, flags);
  488. return entry;
  489. }
  490. static struct ntb_queue_entry *ntb_list_mv(spinlock_t *lock,
  491. struct list_head *list,
  492. struct list_head *to_list)
  493. {
  494. struct ntb_queue_entry *entry;
  495. unsigned long flags;
  496. spin_lock_irqsave(lock, flags);
  497. if (list_empty(list)) {
  498. entry = NULL;
  499. } else {
  500. entry = list_first_entry(list, struct ntb_queue_entry, entry);
  501. list_move_tail(&entry->entry, to_list);
  502. }
  503. spin_unlock_irqrestore(lock, flags);
  504. return entry;
  505. }
  506. static int ntb_transport_setup_qp_mw(struct ntb_transport_ctx *nt,
  507. unsigned int qp_num)
  508. {
  509. struct ntb_transport_qp *qp = &nt->qp_vec[qp_num];
  510. struct ntb_transport_mw *mw;
  511. struct ntb_dev *ndev = nt->ndev;
  512. struct ntb_queue_entry *entry;
  513. unsigned int rx_size, num_qps_mw;
  514. unsigned int mw_num, mw_count, qp_count;
  515. unsigned int i;
  516. int node;
  517. mw_count = nt->mw_count;
  518. qp_count = nt->qp_count;
  519. mw_num = QP_TO_MW(nt, qp_num);
  520. mw = &nt->mw_vec[mw_num];
  521. if (!mw->virt_addr)
  522. return -ENOMEM;
  523. if (qp_count % mw_count && mw_num + 1 < qp_count / mw_count)
  524. num_qps_mw = qp_count / mw_count + 1;
  525. else
  526. num_qps_mw = qp_count / mw_count;
  527. rx_size = (unsigned int)mw->xlat_size / num_qps_mw;
  528. qp->rx_buff = mw->virt_addr + rx_size * (qp_num / mw_count);
  529. rx_size -= sizeof(struct ntb_rx_info);
  530. qp->remote_rx_info = qp->rx_buff + rx_size;
  531. /* Due to housekeeping, there must be atleast 2 buffs */
  532. qp->rx_max_frame = min(transport_mtu, rx_size / 2);
  533. qp->rx_max_entry = rx_size / qp->rx_max_frame;
  534. qp->rx_index = 0;
  535. /*
  536. * Checking to see if we have more entries than the default.
  537. * We should add additional entries if that is the case so we
  538. * can be in sync with the transport frames.
  539. */
  540. node = dev_to_node(&ndev->dev);
  541. for (i = qp->rx_alloc_entry; i < qp->rx_max_entry; i++) {
  542. entry = kzalloc_node(sizeof(*entry), GFP_ATOMIC, node);
  543. if (!entry)
  544. return -ENOMEM;
  545. entry->qp = qp;
  546. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry,
  547. &qp->rx_free_q);
  548. qp->rx_alloc_entry++;
  549. }
  550. qp->remote_rx_info->entry = qp->rx_max_entry - 1;
  551. /* setup the hdr offsets with 0's */
  552. for (i = 0; i < qp->rx_max_entry; i++) {
  553. void *offset = (qp->rx_buff + qp->rx_max_frame * (i + 1) -
  554. sizeof(struct ntb_payload_header));
  555. memset(offset, 0, sizeof(struct ntb_payload_header));
  556. }
  557. qp->rx_pkts = 0;
  558. qp->tx_pkts = 0;
  559. qp->tx_index = 0;
  560. return 0;
  561. }
  562. static void ntb_free_mw(struct ntb_transport_ctx *nt, int num_mw)
  563. {
  564. struct ntb_transport_mw *mw = &nt->mw_vec[num_mw];
  565. struct pci_dev *pdev = nt->ndev->pdev;
  566. if (!mw->virt_addr)
  567. return;
  568. ntb_mw_clear_trans(nt->ndev, num_mw);
  569. dma_free_coherent(&pdev->dev, mw->buff_size,
  570. mw->virt_addr, mw->dma_addr);
  571. mw->xlat_size = 0;
  572. mw->buff_size = 0;
  573. mw->virt_addr = NULL;
  574. }
  575. static int ntb_set_mw(struct ntb_transport_ctx *nt, int num_mw,
  576. resource_size_t size)
  577. {
  578. struct ntb_transport_mw *mw = &nt->mw_vec[num_mw];
  579. struct pci_dev *pdev = nt->ndev->pdev;
  580. size_t xlat_size, buff_size;
  581. int rc;
  582. if (!size)
  583. return -EINVAL;
  584. xlat_size = round_up(size, mw->xlat_align_size);
  585. buff_size = round_up(size, mw->xlat_align);
  586. /* No need to re-setup */
  587. if (mw->xlat_size == xlat_size)
  588. return 0;
  589. if (mw->buff_size)
  590. ntb_free_mw(nt, num_mw);
  591. /* Alloc memory for receiving data. Must be aligned */
  592. mw->xlat_size = xlat_size;
  593. mw->buff_size = buff_size;
  594. mw->virt_addr = dma_alloc_coherent(&pdev->dev, buff_size,
  595. &mw->dma_addr, GFP_KERNEL);
  596. if (!mw->virt_addr) {
  597. mw->xlat_size = 0;
  598. mw->buff_size = 0;
  599. dev_err(&pdev->dev, "Unable to alloc MW buff of size %zu\n",
  600. buff_size);
  601. return -ENOMEM;
  602. }
  603. /*
  604. * we must ensure that the memory address allocated is BAR size
  605. * aligned in order for the XLAT register to take the value. This
  606. * is a requirement of the hardware. It is recommended to setup CMA
  607. * for BAR sizes equal or greater than 4MB.
  608. */
  609. if (!IS_ALIGNED(mw->dma_addr, mw->xlat_align)) {
  610. dev_err(&pdev->dev, "DMA memory %pad is not aligned\n",
  611. &mw->dma_addr);
  612. ntb_free_mw(nt, num_mw);
  613. return -ENOMEM;
  614. }
  615. /* Notify HW the memory location of the receive buffer */
  616. rc = ntb_mw_set_trans(nt->ndev, num_mw, mw->dma_addr, mw->xlat_size);
  617. if (rc) {
  618. dev_err(&pdev->dev, "Unable to set mw%d translation", num_mw);
  619. ntb_free_mw(nt, num_mw);
  620. return -EIO;
  621. }
  622. return 0;
  623. }
  624. static void ntb_qp_link_down_reset(struct ntb_transport_qp *qp)
  625. {
  626. qp->link_is_up = false;
  627. qp->active = false;
  628. qp->tx_index = 0;
  629. qp->rx_index = 0;
  630. qp->rx_bytes = 0;
  631. qp->rx_pkts = 0;
  632. qp->rx_ring_empty = 0;
  633. qp->rx_err_no_buf = 0;
  634. qp->rx_err_oflow = 0;
  635. qp->rx_err_ver = 0;
  636. qp->rx_memcpy = 0;
  637. qp->rx_async = 0;
  638. qp->tx_bytes = 0;
  639. qp->tx_pkts = 0;
  640. qp->tx_ring_full = 0;
  641. qp->tx_err_no_buf = 0;
  642. qp->tx_memcpy = 0;
  643. qp->tx_async = 0;
  644. qp->dma_tx_prep_err = 0;
  645. qp->dma_rx_prep_err = 0;
  646. }
  647. static void ntb_qp_link_cleanup(struct ntb_transport_qp *qp)
  648. {
  649. struct ntb_transport_ctx *nt = qp->transport;
  650. struct pci_dev *pdev = nt->ndev->pdev;
  651. dev_info(&pdev->dev, "qp %d: Link Cleanup\n", qp->qp_num);
  652. cancel_delayed_work_sync(&qp->link_work);
  653. ntb_qp_link_down_reset(qp);
  654. if (qp->event_handler)
  655. qp->event_handler(qp->cb_data, qp->link_is_up);
  656. }
  657. static void ntb_qp_link_cleanup_work(struct work_struct *work)
  658. {
  659. struct ntb_transport_qp *qp = container_of(work,
  660. struct ntb_transport_qp,
  661. link_cleanup);
  662. struct ntb_transport_ctx *nt = qp->transport;
  663. ntb_qp_link_cleanup(qp);
  664. if (nt->link_is_up)
  665. schedule_delayed_work(&qp->link_work,
  666. msecs_to_jiffies(NTB_LINK_DOWN_TIMEOUT));
  667. }
  668. static void ntb_qp_link_down(struct ntb_transport_qp *qp)
  669. {
  670. schedule_work(&qp->link_cleanup);
  671. }
  672. static void ntb_transport_link_cleanup(struct ntb_transport_ctx *nt)
  673. {
  674. struct ntb_transport_qp *qp;
  675. u64 qp_bitmap_alloc;
  676. int i;
  677. qp_bitmap_alloc = nt->qp_bitmap & ~nt->qp_bitmap_free;
  678. /* Pass along the info to any clients */
  679. for (i = 0; i < nt->qp_count; i++)
  680. if (qp_bitmap_alloc & BIT_ULL(i)) {
  681. qp = &nt->qp_vec[i];
  682. ntb_qp_link_cleanup(qp);
  683. cancel_work_sync(&qp->link_cleanup);
  684. cancel_delayed_work_sync(&qp->link_work);
  685. }
  686. if (!nt->link_is_up)
  687. cancel_delayed_work_sync(&nt->link_work);
  688. /* The scratchpad registers keep the values if the remote side
  689. * goes down, blast them now to give them a sane value the next
  690. * time they are accessed
  691. */
  692. for (i = 0; i < MAX_SPAD; i++)
  693. ntb_spad_write(nt->ndev, i, 0);
  694. }
  695. static void ntb_transport_link_cleanup_work(struct work_struct *work)
  696. {
  697. struct ntb_transport_ctx *nt =
  698. container_of(work, struct ntb_transport_ctx, link_cleanup);
  699. ntb_transport_link_cleanup(nt);
  700. }
  701. static void ntb_transport_event_callback(void *data)
  702. {
  703. struct ntb_transport_ctx *nt = data;
  704. if (ntb_link_is_up(nt->ndev, NULL, NULL) == 1)
  705. schedule_delayed_work(&nt->link_work, 0);
  706. else
  707. schedule_work(&nt->link_cleanup);
  708. }
  709. static void ntb_transport_link_work(struct work_struct *work)
  710. {
  711. struct ntb_transport_ctx *nt =
  712. container_of(work, struct ntb_transport_ctx, link_work.work);
  713. struct ntb_dev *ndev = nt->ndev;
  714. struct pci_dev *pdev = ndev->pdev;
  715. resource_size_t size;
  716. u32 val;
  717. int rc = 0, i, spad;
  718. /* send the local info, in the opposite order of the way we read it */
  719. for (i = 0; i < nt->mw_count; i++) {
  720. size = nt->mw_vec[i].phys_size;
  721. if (max_mw_size && size > max_mw_size)
  722. size = max_mw_size;
  723. spad = MW0_SZ_HIGH + (i * 2);
  724. ntb_peer_spad_write(ndev, spad, upper_32_bits(size));
  725. spad = MW0_SZ_LOW + (i * 2);
  726. ntb_peer_spad_write(ndev, spad, lower_32_bits(size));
  727. }
  728. ntb_peer_spad_write(ndev, NUM_MWS, nt->mw_count);
  729. ntb_peer_spad_write(ndev, NUM_QPS, nt->qp_count);
  730. ntb_peer_spad_write(ndev, VERSION, NTB_TRANSPORT_VERSION);
  731. /* Query the remote side for its info */
  732. val = ntb_spad_read(ndev, VERSION);
  733. dev_dbg(&pdev->dev, "Remote version = %d\n", val);
  734. if (val != NTB_TRANSPORT_VERSION)
  735. goto out;
  736. val = ntb_spad_read(ndev, NUM_QPS);
  737. dev_dbg(&pdev->dev, "Remote max number of qps = %d\n", val);
  738. if (val != nt->qp_count)
  739. goto out;
  740. val = ntb_spad_read(ndev, NUM_MWS);
  741. dev_dbg(&pdev->dev, "Remote number of mws = %d\n", val);
  742. if (val != nt->mw_count)
  743. goto out;
  744. for (i = 0; i < nt->mw_count; i++) {
  745. u64 val64;
  746. val = ntb_spad_read(ndev, MW0_SZ_HIGH + (i * 2));
  747. val64 = (u64)val << 32;
  748. val = ntb_spad_read(ndev, MW0_SZ_LOW + (i * 2));
  749. val64 |= val;
  750. dev_dbg(&pdev->dev, "Remote MW%d size = %#llx\n", i, val64);
  751. rc = ntb_set_mw(nt, i, val64);
  752. if (rc)
  753. goto out1;
  754. }
  755. nt->link_is_up = true;
  756. for (i = 0; i < nt->qp_count; i++) {
  757. struct ntb_transport_qp *qp = &nt->qp_vec[i];
  758. ntb_transport_setup_qp_mw(nt, i);
  759. if (qp->client_ready)
  760. schedule_delayed_work(&qp->link_work, 0);
  761. }
  762. return;
  763. out1:
  764. for (i = 0; i < nt->mw_count; i++)
  765. ntb_free_mw(nt, i);
  766. /* if there's an actual failure, we should just bail */
  767. if (rc < 0) {
  768. ntb_link_disable(ndev);
  769. return;
  770. }
  771. out:
  772. if (ntb_link_is_up(ndev, NULL, NULL) == 1)
  773. schedule_delayed_work(&nt->link_work,
  774. msecs_to_jiffies(NTB_LINK_DOWN_TIMEOUT));
  775. }
  776. static void ntb_qp_link_work(struct work_struct *work)
  777. {
  778. struct ntb_transport_qp *qp = container_of(work,
  779. struct ntb_transport_qp,
  780. link_work.work);
  781. struct pci_dev *pdev = qp->ndev->pdev;
  782. struct ntb_transport_ctx *nt = qp->transport;
  783. int val;
  784. WARN_ON(!nt->link_is_up);
  785. val = ntb_spad_read(nt->ndev, QP_LINKS);
  786. ntb_peer_spad_write(nt->ndev, QP_LINKS, val | BIT(qp->qp_num));
  787. /* query remote spad for qp ready bits */
  788. ntb_peer_spad_read(nt->ndev, QP_LINKS);
  789. dev_dbg_ratelimited(&pdev->dev, "Remote QP link status = %x\n", val);
  790. /* See if the remote side is up */
  791. if (val & BIT(qp->qp_num)) {
  792. dev_info(&pdev->dev, "qp %d: Link Up\n", qp->qp_num);
  793. qp->link_is_up = true;
  794. qp->active = true;
  795. if (qp->event_handler)
  796. qp->event_handler(qp->cb_data, qp->link_is_up);
  797. if (qp->active)
  798. tasklet_schedule(&qp->rxc_db_work);
  799. } else if (nt->link_is_up)
  800. schedule_delayed_work(&qp->link_work,
  801. msecs_to_jiffies(NTB_LINK_DOWN_TIMEOUT));
  802. }
  803. static int ntb_transport_init_queue(struct ntb_transport_ctx *nt,
  804. unsigned int qp_num)
  805. {
  806. struct ntb_transport_qp *qp;
  807. phys_addr_t mw_base;
  808. resource_size_t mw_size;
  809. unsigned int num_qps_mw, tx_size;
  810. unsigned int mw_num, mw_count, qp_count;
  811. u64 qp_offset;
  812. mw_count = nt->mw_count;
  813. qp_count = nt->qp_count;
  814. mw_num = QP_TO_MW(nt, qp_num);
  815. qp = &nt->qp_vec[qp_num];
  816. qp->qp_num = qp_num;
  817. qp->transport = nt;
  818. qp->ndev = nt->ndev;
  819. qp->client_ready = false;
  820. qp->event_handler = NULL;
  821. ntb_qp_link_down_reset(qp);
  822. if (qp_count % mw_count && mw_num + 1 < qp_count / mw_count)
  823. num_qps_mw = qp_count / mw_count + 1;
  824. else
  825. num_qps_mw = qp_count / mw_count;
  826. mw_base = nt->mw_vec[mw_num].phys_addr;
  827. mw_size = nt->mw_vec[mw_num].phys_size;
  828. tx_size = (unsigned int)mw_size / num_qps_mw;
  829. qp_offset = tx_size * (qp_num / mw_count);
  830. qp->tx_mw = nt->mw_vec[mw_num].vbase + qp_offset;
  831. if (!qp->tx_mw)
  832. return -EINVAL;
  833. qp->tx_mw_phys = mw_base + qp_offset;
  834. if (!qp->tx_mw_phys)
  835. return -EINVAL;
  836. tx_size -= sizeof(struct ntb_rx_info);
  837. qp->rx_info = qp->tx_mw + tx_size;
  838. /* Due to housekeeping, there must be atleast 2 buffs */
  839. qp->tx_max_frame = min(transport_mtu, tx_size / 2);
  840. qp->tx_max_entry = tx_size / qp->tx_max_frame;
  841. if (nt->debugfs_node_dir) {
  842. char debugfs_name[4];
  843. snprintf(debugfs_name, 4, "qp%d", qp_num);
  844. qp->debugfs_dir = debugfs_create_dir(debugfs_name,
  845. nt->debugfs_node_dir);
  846. qp->debugfs_stats = debugfs_create_file("stats", S_IRUSR,
  847. qp->debugfs_dir, qp,
  848. &ntb_qp_debugfs_stats);
  849. } else {
  850. qp->debugfs_dir = NULL;
  851. qp->debugfs_stats = NULL;
  852. }
  853. INIT_DELAYED_WORK(&qp->link_work, ntb_qp_link_work);
  854. INIT_WORK(&qp->link_cleanup, ntb_qp_link_cleanup_work);
  855. spin_lock_init(&qp->ntb_rx_q_lock);
  856. spin_lock_init(&qp->ntb_tx_free_q_lock);
  857. INIT_LIST_HEAD(&qp->rx_post_q);
  858. INIT_LIST_HEAD(&qp->rx_pend_q);
  859. INIT_LIST_HEAD(&qp->rx_free_q);
  860. INIT_LIST_HEAD(&qp->tx_free_q);
  861. tasklet_init(&qp->rxc_db_work, ntb_transport_rxc_db,
  862. (unsigned long)qp);
  863. return 0;
  864. }
  865. static int ntb_transport_probe(struct ntb_client *self, struct ntb_dev *ndev)
  866. {
  867. struct ntb_transport_ctx *nt;
  868. struct ntb_transport_mw *mw;
  869. unsigned int mw_count, qp_count;
  870. u64 qp_bitmap;
  871. int node;
  872. int rc, i;
  873. mw_count = ntb_mw_count(ndev);
  874. if (ntb_spad_count(ndev) < (NUM_MWS + 1 + mw_count * 2)) {
  875. dev_err(&ndev->dev, "Not enough scratch pad registers for %s",
  876. NTB_TRANSPORT_NAME);
  877. return -EIO;
  878. }
  879. if (ntb_db_is_unsafe(ndev))
  880. dev_dbg(&ndev->dev,
  881. "doorbell is unsafe, proceed anyway...\n");
  882. if (ntb_spad_is_unsafe(ndev))
  883. dev_dbg(&ndev->dev,
  884. "scratchpad is unsafe, proceed anyway...\n");
  885. node = dev_to_node(&ndev->dev);
  886. nt = kzalloc_node(sizeof(*nt), GFP_KERNEL, node);
  887. if (!nt)
  888. return -ENOMEM;
  889. nt->ndev = ndev;
  890. nt->mw_count = mw_count;
  891. nt->mw_vec = kzalloc_node(mw_count * sizeof(*nt->mw_vec),
  892. GFP_KERNEL, node);
  893. if (!nt->mw_vec) {
  894. rc = -ENOMEM;
  895. goto err;
  896. }
  897. for (i = 0; i < mw_count; i++) {
  898. mw = &nt->mw_vec[i];
  899. rc = ntb_mw_get_range(ndev, i, &mw->phys_addr, &mw->phys_size,
  900. &mw->xlat_align, &mw->xlat_align_size);
  901. if (rc)
  902. goto err1;
  903. mw->vbase = ioremap_wc(mw->phys_addr, mw->phys_size);
  904. if (!mw->vbase) {
  905. rc = -ENOMEM;
  906. goto err1;
  907. }
  908. mw->buff_size = 0;
  909. mw->xlat_size = 0;
  910. mw->virt_addr = NULL;
  911. mw->dma_addr = 0;
  912. }
  913. qp_bitmap = ntb_db_valid_mask(ndev);
  914. qp_count = ilog2(qp_bitmap);
  915. if (max_num_clients && max_num_clients < qp_count)
  916. qp_count = max_num_clients;
  917. else if (mw_count < qp_count)
  918. qp_count = mw_count;
  919. qp_bitmap &= BIT_ULL(qp_count) - 1;
  920. nt->qp_count = qp_count;
  921. nt->qp_bitmap = qp_bitmap;
  922. nt->qp_bitmap_free = qp_bitmap;
  923. nt->qp_vec = kzalloc_node(qp_count * sizeof(*nt->qp_vec),
  924. GFP_KERNEL, node);
  925. if (!nt->qp_vec) {
  926. rc = -ENOMEM;
  927. goto err1;
  928. }
  929. if (nt_debugfs_dir) {
  930. nt->debugfs_node_dir =
  931. debugfs_create_dir(pci_name(ndev->pdev),
  932. nt_debugfs_dir);
  933. }
  934. for (i = 0; i < qp_count; i++) {
  935. rc = ntb_transport_init_queue(nt, i);
  936. if (rc)
  937. goto err2;
  938. }
  939. INIT_DELAYED_WORK(&nt->link_work, ntb_transport_link_work);
  940. INIT_WORK(&nt->link_cleanup, ntb_transport_link_cleanup_work);
  941. rc = ntb_set_ctx(ndev, nt, &ntb_transport_ops);
  942. if (rc)
  943. goto err2;
  944. INIT_LIST_HEAD(&nt->client_devs);
  945. rc = ntb_bus_init(nt);
  946. if (rc)
  947. goto err3;
  948. nt->link_is_up = false;
  949. ntb_link_enable(ndev, NTB_SPEED_AUTO, NTB_WIDTH_AUTO);
  950. ntb_link_event(ndev);
  951. return 0;
  952. err3:
  953. ntb_clear_ctx(ndev);
  954. err2:
  955. kfree(nt->qp_vec);
  956. err1:
  957. while (i--) {
  958. mw = &nt->mw_vec[i];
  959. iounmap(mw->vbase);
  960. }
  961. kfree(nt->mw_vec);
  962. err:
  963. kfree(nt);
  964. return rc;
  965. }
  966. static void ntb_transport_free(struct ntb_client *self, struct ntb_dev *ndev)
  967. {
  968. struct ntb_transport_ctx *nt = ndev->ctx;
  969. struct ntb_transport_qp *qp;
  970. u64 qp_bitmap_alloc;
  971. int i;
  972. ntb_transport_link_cleanup(nt);
  973. cancel_work_sync(&nt->link_cleanup);
  974. cancel_delayed_work_sync(&nt->link_work);
  975. qp_bitmap_alloc = nt->qp_bitmap & ~nt->qp_bitmap_free;
  976. /* verify that all the qp's are freed */
  977. for (i = 0; i < nt->qp_count; i++) {
  978. qp = &nt->qp_vec[i];
  979. if (qp_bitmap_alloc & BIT_ULL(i))
  980. ntb_transport_free_queue(qp);
  981. debugfs_remove_recursive(qp->debugfs_dir);
  982. }
  983. ntb_link_disable(ndev);
  984. ntb_clear_ctx(ndev);
  985. ntb_bus_remove(nt);
  986. for (i = nt->mw_count; i--; ) {
  987. ntb_free_mw(nt, i);
  988. iounmap(nt->mw_vec[i].vbase);
  989. }
  990. kfree(nt->qp_vec);
  991. kfree(nt->mw_vec);
  992. kfree(nt);
  993. }
  994. static void ntb_complete_rxc(struct ntb_transport_qp *qp)
  995. {
  996. struct ntb_queue_entry *entry;
  997. void *cb_data;
  998. unsigned int len;
  999. unsigned long irqflags;
  1000. spin_lock_irqsave(&qp->ntb_rx_q_lock, irqflags);
  1001. while (!list_empty(&qp->rx_post_q)) {
  1002. entry = list_first_entry(&qp->rx_post_q,
  1003. struct ntb_queue_entry, entry);
  1004. if (!(entry->flags & DESC_DONE_FLAG))
  1005. break;
  1006. entry->rx_hdr->flags = 0;
  1007. iowrite32(entry->index, &qp->rx_info->entry);
  1008. cb_data = entry->cb_data;
  1009. len = entry->len;
  1010. list_move_tail(&entry->entry, &qp->rx_free_q);
  1011. spin_unlock_irqrestore(&qp->ntb_rx_q_lock, irqflags);
  1012. if (qp->rx_handler && qp->client_ready)
  1013. qp->rx_handler(qp, qp->cb_data, cb_data, len);
  1014. spin_lock_irqsave(&qp->ntb_rx_q_lock, irqflags);
  1015. }
  1016. spin_unlock_irqrestore(&qp->ntb_rx_q_lock, irqflags);
  1017. }
  1018. static void ntb_rx_copy_callback(void *data)
  1019. {
  1020. struct ntb_queue_entry *entry = data;
  1021. entry->flags |= DESC_DONE_FLAG;
  1022. ntb_complete_rxc(entry->qp);
  1023. }
  1024. static void ntb_memcpy_rx(struct ntb_queue_entry *entry, void *offset)
  1025. {
  1026. void *buf = entry->buf;
  1027. size_t len = entry->len;
  1028. memcpy(buf, offset, len);
  1029. /* Ensure that the data is fully copied out before clearing the flag */
  1030. wmb();
  1031. ntb_rx_copy_callback(entry);
  1032. }
  1033. static void ntb_async_rx(struct ntb_queue_entry *entry, void *offset)
  1034. {
  1035. struct dma_async_tx_descriptor *txd;
  1036. struct ntb_transport_qp *qp = entry->qp;
  1037. struct dma_chan *chan = qp->rx_dma_chan;
  1038. struct dma_device *device;
  1039. size_t pay_off, buff_off, len;
  1040. struct dmaengine_unmap_data *unmap;
  1041. dma_cookie_t cookie;
  1042. void *buf = entry->buf;
  1043. int retries = 0;
  1044. len = entry->len;
  1045. if (!chan)
  1046. goto err;
  1047. if (len < copy_bytes)
  1048. goto err;
  1049. device = chan->device;
  1050. pay_off = (size_t)offset & ~PAGE_MASK;
  1051. buff_off = (size_t)buf & ~PAGE_MASK;
  1052. if (!is_dma_copy_aligned(device, pay_off, buff_off, len))
  1053. goto err;
  1054. unmap = dmaengine_get_unmap_data(device->dev, 2, GFP_NOWAIT);
  1055. if (!unmap)
  1056. goto err;
  1057. unmap->len = len;
  1058. unmap->addr[0] = dma_map_page(device->dev, virt_to_page(offset),
  1059. pay_off, len, DMA_TO_DEVICE);
  1060. if (dma_mapping_error(device->dev, unmap->addr[0]))
  1061. goto err_get_unmap;
  1062. unmap->to_cnt = 1;
  1063. unmap->addr[1] = dma_map_page(device->dev, virt_to_page(buf),
  1064. buff_off, len, DMA_FROM_DEVICE);
  1065. if (dma_mapping_error(device->dev, unmap->addr[1]))
  1066. goto err_get_unmap;
  1067. unmap->from_cnt = 1;
  1068. for (retries = 0; retries < DMA_RETRIES; retries++) {
  1069. txd = device->device_prep_dma_memcpy(chan, unmap->addr[1],
  1070. unmap->addr[0], len,
  1071. DMA_PREP_INTERRUPT);
  1072. if (txd)
  1073. break;
  1074. set_current_state(TASK_INTERRUPTIBLE);
  1075. schedule_timeout(DMA_OUT_RESOURCE_TO);
  1076. }
  1077. if (!txd) {
  1078. qp->dma_rx_prep_err++;
  1079. goto err_get_unmap;
  1080. }
  1081. txd->callback = ntb_rx_copy_callback;
  1082. txd->callback_param = entry;
  1083. dma_set_unmap(txd, unmap);
  1084. cookie = dmaengine_submit(txd);
  1085. if (dma_submit_error(cookie))
  1086. goto err_set_unmap;
  1087. dmaengine_unmap_put(unmap);
  1088. qp->last_cookie = cookie;
  1089. qp->rx_async++;
  1090. return;
  1091. err_set_unmap:
  1092. dmaengine_unmap_put(unmap);
  1093. err_get_unmap:
  1094. dmaengine_unmap_put(unmap);
  1095. err:
  1096. ntb_memcpy_rx(entry, offset);
  1097. qp->rx_memcpy++;
  1098. }
  1099. static int ntb_process_rxc(struct ntb_transport_qp *qp)
  1100. {
  1101. struct ntb_payload_header *hdr;
  1102. struct ntb_queue_entry *entry;
  1103. void *offset;
  1104. offset = qp->rx_buff + qp->rx_max_frame * qp->rx_index;
  1105. hdr = offset + qp->rx_max_frame - sizeof(struct ntb_payload_header);
  1106. dev_dbg(&qp->ndev->pdev->dev, "qp %d: RX ver %u len %d flags %x\n",
  1107. qp->qp_num, hdr->ver, hdr->len, hdr->flags);
  1108. if (!(hdr->flags & DESC_DONE_FLAG)) {
  1109. dev_dbg(&qp->ndev->pdev->dev, "done flag not set\n");
  1110. qp->rx_ring_empty++;
  1111. return -EAGAIN;
  1112. }
  1113. if (hdr->flags & LINK_DOWN_FLAG) {
  1114. dev_dbg(&qp->ndev->pdev->dev, "link down flag set\n");
  1115. ntb_qp_link_down(qp);
  1116. hdr->flags = 0;
  1117. return -EAGAIN;
  1118. }
  1119. if (hdr->ver != (u32)qp->rx_pkts) {
  1120. dev_dbg(&qp->ndev->pdev->dev,
  1121. "version mismatch, expected %llu - got %u\n",
  1122. qp->rx_pkts, hdr->ver);
  1123. qp->rx_err_ver++;
  1124. return -EIO;
  1125. }
  1126. entry = ntb_list_mv(&qp->ntb_rx_q_lock, &qp->rx_pend_q, &qp->rx_post_q);
  1127. if (!entry) {
  1128. dev_dbg(&qp->ndev->pdev->dev, "no receive buffer\n");
  1129. qp->rx_err_no_buf++;
  1130. return -EAGAIN;
  1131. }
  1132. entry->rx_hdr = hdr;
  1133. entry->index = qp->rx_index;
  1134. if (hdr->len > entry->len) {
  1135. dev_dbg(&qp->ndev->pdev->dev,
  1136. "receive buffer overflow! Wanted %d got %d\n",
  1137. hdr->len, entry->len);
  1138. qp->rx_err_oflow++;
  1139. entry->len = -EIO;
  1140. entry->flags |= DESC_DONE_FLAG;
  1141. ntb_complete_rxc(qp);
  1142. } else {
  1143. dev_dbg(&qp->ndev->pdev->dev,
  1144. "RX OK index %u ver %u size %d into buf size %d\n",
  1145. qp->rx_index, hdr->ver, hdr->len, entry->len);
  1146. qp->rx_bytes += hdr->len;
  1147. qp->rx_pkts++;
  1148. entry->len = hdr->len;
  1149. ntb_async_rx(entry, offset);
  1150. }
  1151. qp->rx_index++;
  1152. qp->rx_index %= qp->rx_max_entry;
  1153. return 0;
  1154. }
  1155. static void ntb_transport_rxc_db(unsigned long data)
  1156. {
  1157. struct ntb_transport_qp *qp = (void *)data;
  1158. int rc, i;
  1159. dev_dbg(&qp->ndev->pdev->dev, "%s: doorbell %d received\n",
  1160. __func__, qp->qp_num);
  1161. /* Limit the number of packets processed in a single interrupt to
  1162. * provide fairness to others
  1163. */
  1164. for (i = 0; i < qp->rx_max_entry; i++) {
  1165. rc = ntb_process_rxc(qp);
  1166. if (rc)
  1167. break;
  1168. }
  1169. if (i && qp->rx_dma_chan)
  1170. dma_async_issue_pending(qp->rx_dma_chan);
  1171. if (i == qp->rx_max_entry) {
  1172. /* there is more work to do */
  1173. if (qp->active)
  1174. tasklet_schedule(&qp->rxc_db_work);
  1175. } else if (ntb_db_read(qp->ndev) & BIT_ULL(qp->qp_num)) {
  1176. /* the doorbell bit is set: clear it */
  1177. ntb_db_clear(qp->ndev, BIT_ULL(qp->qp_num));
  1178. /* ntb_db_read ensures ntb_db_clear write is committed */
  1179. ntb_db_read(qp->ndev);
  1180. /* an interrupt may have arrived between finishing
  1181. * ntb_process_rxc and clearing the doorbell bit:
  1182. * there might be some more work to do.
  1183. */
  1184. if (qp->active)
  1185. tasklet_schedule(&qp->rxc_db_work);
  1186. }
  1187. }
  1188. static void ntb_tx_copy_callback(void *data)
  1189. {
  1190. struct ntb_queue_entry *entry = data;
  1191. struct ntb_transport_qp *qp = entry->qp;
  1192. struct ntb_payload_header __iomem *hdr = entry->tx_hdr;
  1193. iowrite32(entry->flags | DESC_DONE_FLAG, &hdr->flags);
  1194. ntb_peer_db_set(qp->ndev, BIT_ULL(qp->qp_num));
  1195. /* The entry length can only be zero if the packet is intended to be a
  1196. * "link down" or similar. Since no payload is being sent in these
  1197. * cases, there is nothing to add to the completion queue.
  1198. */
  1199. if (entry->len > 0) {
  1200. qp->tx_bytes += entry->len;
  1201. if (qp->tx_handler)
  1202. qp->tx_handler(qp, qp->cb_data, entry->cb_data,
  1203. entry->len);
  1204. }
  1205. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry, &qp->tx_free_q);
  1206. }
  1207. static void ntb_memcpy_tx(struct ntb_queue_entry *entry, void __iomem *offset)
  1208. {
  1209. #ifdef ARCH_HAS_NOCACHE_UACCESS
  1210. /*
  1211. * Using non-temporal mov to improve performance on non-cached
  1212. * writes, even though we aren't actually copying from user space.
  1213. */
  1214. __copy_from_user_inatomic_nocache(offset, entry->buf, entry->len);
  1215. #else
  1216. memcpy_toio(offset, entry->buf, entry->len);
  1217. #endif
  1218. /* Ensure that the data is fully copied out before setting the flags */
  1219. wmb();
  1220. ntb_tx_copy_callback(entry);
  1221. }
  1222. static void ntb_async_tx(struct ntb_transport_qp *qp,
  1223. struct ntb_queue_entry *entry)
  1224. {
  1225. struct ntb_payload_header __iomem *hdr;
  1226. struct dma_async_tx_descriptor *txd;
  1227. struct dma_chan *chan = qp->tx_dma_chan;
  1228. struct dma_device *device;
  1229. size_t dest_off, buff_off;
  1230. struct dmaengine_unmap_data *unmap;
  1231. dma_addr_t dest;
  1232. dma_cookie_t cookie;
  1233. void __iomem *offset;
  1234. size_t len = entry->len;
  1235. void *buf = entry->buf;
  1236. int retries = 0;
  1237. offset = qp->tx_mw + qp->tx_max_frame * qp->tx_index;
  1238. hdr = offset + qp->tx_max_frame - sizeof(struct ntb_payload_header);
  1239. entry->tx_hdr = hdr;
  1240. iowrite32(entry->len, &hdr->len);
  1241. iowrite32((u32)qp->tx_pkts, &hdr->ver);
  1242. if (!chan)
  1243. goto err;
  1244. if (len < copy_bytes)
  1245. goto err;
  1246. device = chan->device;
  1247. dest = qp->tx_mw_phys + qp->tx_max_frame * qp->tx_index;
  1248. buff_off = (size_t)buf & ~PAGE_MASK;
  1249. dest_off = (size_t)dest & ~PAGE_MASK;
  1250. if (!is_dma_copy_aligned(device, buff_off, dest_off, len))
  1251. goto err;
  1252. unmap = dmaengine_get_unmap_data(device->dev, 1, GFP_NOWAIT);
  1253. if (!unmap)
  1254. goto err;
  1255. unmap->len = len;
  1256. unmap->addr[0] = dma_map_page(device->dev, virt_to_page(buf),
  1257. buff_off, len, DMA_TO_DEVICE);
  1258. if (dma_mapping_error(device->dev, unmap->addr[0]))
  1259. goto err_get_unmap;
  1260. unmap->to_cnt = 1;
  1261. for (retries = 0; retries < DMA_RETRIES; retries++) {
  1262. txd = device->device_prep_dma_memcpy(chan, dest, unmap->addr[0],
  1263. len, DMA_PREP_INTERRUPT);
  1264. if (txd)
  1265. break;
  1266. set_current_state(TASK_INTERRUPTIBLE);
  1267. schedule_timeout(DMA_OUT_RESOURCE_TO);
  1268. }
  1269. if (!txd) {
  1270. qp->dma_tx_prep_err++;
  1271. goto err_get_unmap;
  1272. }
  1273. txd->callback = ntb_tx_copy_callback;
  1274. txd->callback_param = entry;
  1275. dma_set_unmap(txd, unmap);
  1276. cookie = dmaengine_submit(txd);
  1277. if (dma_submit_error(cookie))
  1278. goto err_set_unmap;
  1279. dmaengine_unmap_put(unmap);
  1280. dma_async_issue_pending(chan);
  1281. qp->tx_async++;
  1282. return;
  1283. err_set_unmap:
  1284. dmaengine_unmap_put(unmap);
  1285. err_get_unmap:
  1286. dmaengine_unmap_put(unmap);
  1287. err:
  1288. ntb_memcpy_tx(entry, offset);
  1289. qp->tx_memcpy++;
  1290. }
  1291. static int ntb_process_tx(struct ntb_transport_qp *qp,
  1292. struct ntb_queue_entry *entry)
  1293. {
  1294. if (qp->tx_index == qp->remote_rx_info->entry) {
  1295. qp->tx_ring_full++;
  1296. return -EAGAIN;
  1297. }
  1298. if (entry->len > qp->tx_max_frame - sizeof(struct ntb_payload_header)) {
  1299. if (qp->tx_handler)
  1300. qp->tx_handler(qp, qp->cb_data, NULL, -EIO);
  1301. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry,
  1302. &qp->tx_free_q);
  1303. return 0;
  1304. }
  1305. ntb_async_tx(qp, entry);
  1306. qp->tx_index++;
  1307. qp->tx_index %= qp->tx_max_entry;
  1308. qp->tx_pkts++;
  1309. return 0;
  1310. }
  1311. static void ntb_send_link_down(struct ntb_transport_qp *qp)
  1312. {
  1313. struct pci_dev *pdev = qp->ndev->pdev;
  1314. struct ntb_queue_entry *entry;
  1315. int i, rc;
  1316. if (!qp->link_is_up)
  1317. return;
  1318. dev_info(&pdev->dev, "qp %d: Send Link Down\n", qp->qp_num);
  1319. for (i = 0; i < NTB_LINK_DOWN_TIMEOUT; i++) {
  1320. entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q);
  1321. if (entry)
  1322. break;
  1323. msleep(100);
  1324. }
  1325. if (!entry)
  1326. return;
  1327. entry->cb_data = NULL;
  1328. entry->buf = NULL;
  1329. entry->len = 0;
  1330. entry->flags = LINK_DOWN_FLAG;
  1331. rc = ntb_process_tx(qp, entry);
  1332. if (rc)
  1333. dev_err(&pdev->dev, "ntb: QP%d unable to send linkdown msg\n",
  1334. qp->qp_num);
  1335. ntb_qp_link_down_reset(qp);
  1336. }
  1337. static bool ntb_dma_filter_fn(struct dma_chan *chan, void *node)
  1338. {
  1339. return dev_to_node(&chan->dev->device) == (int)(unsigned long)node;
  1340. }
  1341. /**
  1342. * ntb_transport_create_queue - Create a new NTB transport layer queue
  1343. * @rx_handler: receive callback function
  1344. * @tx_handler: transmit callback function
  1345. * @event_handler: event callback function
  1346. *
  1347. * Create a new NTB transport layer queue and provide the queue with a callback
  1348. * routine for both transmit and receive. The receive callback routine will be
  1349. * used to pass up data when the transport has received it on the queue. The
  1350. * transmit callback routine will be called when the transport has completed the
  1351. * transmission of the data on the queue and the data is ready to be freed.
  1352. *
  1353. * RETURNS: pointer to newly created ntb_queue, NULL on error.
  1354. */
  1355. struct ntb_transport_qp *
  1356. ntb_transport_create_queue(void *data, struct device *client_dev,
  1357. const struct ntb_queue_handlers *handlers)
  1358. {
  1359. struct ntb_dev *ndev;
  1360. struct pci_dev *pdev;
  1361. struct ntb_transport_ctx *nt;
  1362. struct ntb_queue_entry *entry;
  1363. struct ntb_transport_qp *qp;
  1364. u64 qp_bit;
  1365. unsigned int free_queue;
  1366. dma_cap_mask_t dma_mask;
  1367. int node;
  1368. int i;
  1369. ndev = dev_ntb(client_dev->parent);
  1370. pdev = ndev->pdev;
  1371. nt = ndev->ctx;
  1372. node = dev_to_node(&ndev->dev);
  1373. free_queue = ffs(nt->qp_bitmap);
  1374. if (!free_queue)
  1375. goto err;
  1376. /* decrement free_queue to make it zero based */
  1377. free_queue--;
  1378. qp = &nt->qp_vec[free_queue];
  1379. qp_bit = BIT_ULL(qp->qp_num);
  1380. nt->qp_bitmap_free &= ~qp_bit;
  1381. qp->cb_data = data;
  1382. qp->rx_handler = handlers->rx_handler;
  1383. qp->tx_handler = handlers->tx_handler;
  1384. qp->event_handler = handlers->event_handler;
  1385. dma_cap_zero(dma_mask);
  1386. dma_cap_set(DMA_MEMCPY, dma_mask);
  1387. if (use_dma) {
  1388. qp->tx_dma_chan =
  1389. dma_request_channel(dma_mask, ntb_dma_filter_fn,
  1390. (void *)(unsigned long)node);
  1391. if (!qp->tx_dma_chan)
  1392. dev_info(&pdev->dev, "Unable to allocate TX DMA channel\n");
  1393. qp->rx_dma_chan =
  1394. dma_request_channel(dma_mask, ntb_dma_filter_fn,
  1395. (void *)(unsigned long)node);
  1396. if (!qp->rx_dma_chan)
  1397. dev_info(&pdev->dev, "Unable to allocate RX DMA channel\n");
  1398. } else {
  1399. qp->tx_dma_chan = NULL;
  1400. qp->rx_dma_chan = NULL;
  1401. }
  1402. dev_dbg(&pdev->dev, "Using %s memcpy for TX\n",
  1403. qp->tx_dma_chan ? "DMA" : "CPU");
  1404. dev_dbg(&pdev->dev, "Using %s memcpy for RX\n",
  1405. qp->rx_dma_chan ? "DMA" : "CPU");
  1406. for (i = 0; i < NTB_QP_DEF_NUM_ENTRIES; i++) {
  1407. entry = kzalloc_node(sizeof(*entry), GFP_ATOMIC, node);
  1408. if (!entry)
  1409. goto err1;
  1410. entry->qp = qp;
  1411. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry,
  1412. &qp->rx_free_q);
  1413. }
  1414. qp->rx_alloc_entry = NTB_QP_DEF_NUM_ENTRIES;
  1415. for (i = 0; i < qp->tx_max_entry; i++) {
  1416. entry = kzalloc_node(sizeof(*entry), GFP_ATOMIC, node);
  1417. if (!entry)
  1418. goto err2;
  1419. entry->qp = qp;
  1420. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry,
  1421. &qp->tx_free_q);
  1422. }
  1423. ntb_db_clear(qp->ndev, qp_bit);
  1424. ntb_db_clear_mask(qp->ndev, qp_bit);
  1425. dev_info(&pdev->dev, "NTB Transport QP %d created\n", qp->qp_num);
  1426. return qp;
  1427. err2:
  1428. while ((entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q)))
  1429. kfree(entry);
  1430. err1:
  1431. qp->rx_alloc_entry = 0;
  1432. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_free_q)))
  1433. kfree(entry);
  1434. if (qp->tx_dma_chan)
  1435. dma_release_channel(qp->tx_dma_chan);
  1436. if (qp->rx_dma_chan)
  1437. dma_release_channel(qp->rx_dma_chan);
  1438. nt->qp_bitmap_free |= qp_bit;
  1439. err:
  1440. return NULL;
  1441. }
  1442. EXPORT_SYMBOL_GPL(ntb_transport_create_queue);
  1443. /**
  1444. * ntb_transport_free_queue - Frees NTB transport queue
  1445. * @qp: NTB queue to be freed
  1446. *
  1447. * Frees NTB transport queue
  1448. */
  1449. void ntb_transport_free_queue(struct ntb_transport_qp *qp)
  1450. {
  1451. struct pci_dev *pdev;
  1452. struct ntb_queue_entry *entry;
  1453. u64 qp_bit;
  1454. if (!qp)
  1455. return;
  1456. pdev = qp->ndev->pdev;
  1457. qp->active = false;
  1458. if (qp->tx_dma_chan) {
  1459. struct dma_chan *chan = qp->tx_dma_chan;
  1460. /* Putting the dma_chan to NULL will force any new traffic to be
  1461. * processed by the CPU instead of the DAM engine
  1462. */
  1463. qp->tx_dma_chan = NULL;
  1464. /* Try to be nice and wait for any queued DMA engine
  1465. * transactions to process before smashing it with a rock
  1466. */
  1467. dma_sync_wait(chan, qp->last_cookie);
  1468. dmaengine_terminate_all(chan);
  1469. dma_release_channel(chan);
  1470. }
  1471. if (qp->rx_dma_chan) {
  1472. struct dma_chan *chan = qp->rx_dma_chan;
  1473. /* Putting the dma_chan to NULL will force any new traffic to be
  1474. * processed by the CPU instead of the DAM engine
  1475. */
  1476. qp->rx_dma_chan = NULL;
  1477. /* Try to be nice and wait for any queued DMA engine
  1478. * transactions to process before smashing it with a rock
  1479. */
  1480. dma_sync_wait(chan, qp->last_cookie);
  1481. dmaengine_terminate_all(chan);
  1482. dma_release_channel(chan);
  1483. }
  1484. qp_bit = BIT_ULL(qp->qp_num);
  1485. ntb_db_set_mask(qp->ndev, qp_bit);
  1486. tasklet_kill(&qp->rxc_db_work);
  1487. cancel_delayed_work_sync(&qp->link_work);
  1488. qp->cb_data = NULL;
  1489. qp->rx_handler = NULL;
  1490. qp->tx_handler = NULL;
  1491. qp->event_handler = NULL;
  1492. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_free_q)))
  1493. kfree(entry);
  1494. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_pend_q))) {
  1495. dev_warn(&pdev->dev, "Freeing item from non-empty rx_pend_q\n");
  1496. kfree(entry);
  1497. }
  1498. while ((entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_post_q))) {
  1499. dev_warn(&pdev->dev, "Freeing item from non-empty rx_post_q\n");
  1500. kfree(entry);
  1501. }
  1502. while ((entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q)))
  1503. kfree(entry);
  1504. qp->transport->qp_bitmap_free |= qp_bit;
  1505. dev_info(&pdev->dev, "NTB Transport QP %d freed\n", qp->qp_num);
  1506. }
  1507. EXPORT_SYMBOL_GPL(ntb_transport_free_queue);
  1508. /**
  1509. * ntb_transport_rx_remove - Dequeues enqueued rx packet
  1510. * @qp: NTB queue to be freed
  1511. * @len: pointer to variable to write enqueued buffers length
  1512. *
  1513. * Dequeues unused buffers from receive queue. Should only be used during
  1514. * shutdown of qp.
  1515. *
  1516. * RETURNS: NULL error value on error, or void* for success.
  1517. */
  1518. void *ntb_transport_rx_remove(struct ntb_transport_qp *qp, unsigned int *len)
  1519. {
  1520. struct ntb_queue_entry *entry;
  1521. void *buf;
  1522. if (!qp || qp->client_ready)
  1523. return NULL;
  1524. entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_pend_q);
  1525. if (!entry)
  1526. return NULL;
  1527. buf = entry->cb_data;
  1528. *len = entry->len;
  1529. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry, &qp->rx_free_q);
  1530. return buf;
  1531. }
  1532. EXPORT_SYMBOL_GPL(ntb_transport_rx_remove);
  1533. /**
  1534. * ntb_transport_rx_enqueue - Enqueue a new NTB queue entry
  1535. * @qp: NTB transport layer queue the entry is to be enqueued on
  1536. * @cb: per buffer pointer for callback function to use
  1537. * @data: pointer to data buffer that incoming packets will be copied into
  1538. * @len: length of the data buffer
  1539. *
  1540. * Enqueue a new receive buffer onto the transport queue into which a NTB
  1541. * payload can be received into.
  1542. *
  1543. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  1544. */
  1545. int ntb_transport_rx_enqueue(struct ntb_transport_qp *qp, void *cb, void *data,
  1546. unsigned int len)
  1547. {
  1548. struct ntb_queue_entry *entry;
  1549. if (!qp)
  1550. return -EINVAL;
  1551. entry = ntb_list_rm(&qp->ntb_rx_q_lock, &qp->rx_free_q);
  1552. if (!entry)
  1553. return -ENOMEM;
  1554. entry->cb_data = cb;
  1555. entry->buf = data;
  1556. entry->len = len;
  1557. entry->flags = 0;
  1558. ntb_list_add(&qp->ntb_rx_q_lock, &entry->entry, &qp->rx_pend_q);
  1559. if (qp->active)
  1560. tasklet_schedule(&qp->rxc_db_work);
  1561. return 0;
  1562. }
  1563. EXPORT_SYMBOL_GPL(ntb_transport_rx_enqueue);
  1564. /**
  1565. * ntb_transport_tx_enqueue - Enqueue a new NTB queue entry
  1566. * @qp: NTB transport layer queue the entry is to be enqueued on
  1567. * @cb: per buffer pointer for callback function to use
  1568. * @data: pointer to data buffer that will be sent
  1569. * @len: length of the data buffer
  1570. *
  1571. * Enqueue a new transmit buffer onto the transport queue from which a NTB
  1572. * payload will be transmitted. This assumes that a lock is being held to
  1573. * serialize access to the qp.
  1574. *
  1575. * RETURNS: An appropriate -ERRNO error value on error, or zero for success.
  1576. */
  1577. int ntb_transport_tx_enqueue(struct ntb_transport_qp *qp, void *cb, void *data,
  1578. unsigned int len)
  1579. {
  1580. struct ntb_queue_entry *entry;
  1581. int rc;
  1582. if (!qp || !qp->link_is_up || !len)
  1583. return -EINVAL;
  1584. entry = ntb_list_rm(&qp->ntb_tx_free_q_lock, &qp->tx_free_q);
  1585. if (!entry) {
  1586. qp->tx_err_no_buf++;
  1587. return -EBUSY;
  1588. }
  1589. entry->cb_data = cb;
  1590. entry->buf = data;
  1591. entry->len = len;
  1592. entry->flags = 0;
  1593. rc = ntb_process_tx(qp, entry);
  1594. if (rc)
  1595. ntb_list_add(&qp->ntb_tx_free_q_lock, &entry->entry,
  1596. &qp->tx_free_q);
  1597. return rc;
  1598. }
  1599. EXPORT_SYMBOL_GPL(ntb_transport_tx_enqueue);
  1600. /**
  1601. * ntb_transport_link_up - Notify NTB transport of client readiness to use queue
  1602. * @qp: NTB transport layer queue to be enabled
  1603. *
  1604. * Notify NTB transport layer of client readiness to use queue
  1605. */
  1606. void ntb_transport_link_up(struct ntb_transport_qp *qp)
  1607. {
  1608. if (!qp)
  1609. return;
  1610. qp->client_ready = true;
  1611. if (qp->transport->link_is_up)
  1612. schedule_delayed_work(&qp->link_work, 0);
  1613. }
  1614. EXPORT_SYMBOL_GPL(ntb_transport_link_up);
  1615. /**
  1616. * ntb_transport_link_down - Notify NTB transport to no longer enqueue data
  1617. * @qp: NTB transport layer queue to be disabled
  1618. *
  1619. * Notify NTB transport layer of client's desire to no longer receive data on
  1620. * transport queue specified. It is the client's responsibility to ensure all
  1621. * entries on queue are purged or otherwise handled appropriately.
  1622. */
  1623. void ntb_transport_link_down(struct ntb_transport_qp *qp)
  1624. {
  1625. int val;
  1626. if (!qp)
  1627. return;
  1628. qp->client_ready = false;
  1629. val = ntb_spad_read(qp->ndev, QP_LINKS);
  1630. ntb_peer_spad_write(qp->ndev, QP_LINKS,
  1631. val & ~BIT(qp->qp_num));
  1632. if (qp->link_is_up)
  1633. ntb_send_link_down(qp);
  1634. else
  1635. cancel_delayed_work_sync(&qp->link_work);
  1636. }
  1637. EXPORT_SYMBOL_GPL(ntb_transport_link_down);
  1638. /**
  1639. * ntb_transport_link_query - Query transport link state
  1640. * @qp: NTB transport layer queue to be queried
  1641. *
  1642. * Query connectivity to the remote system of the NTB transport queue
  1643. *
  1644. * RETURNS: true for link up or false for link down
  1645. */
  1646. bool ntb_transport_link_query(struct ntb_transport_qp *qp)
  1647. {
  1648. if (!qp)
  1649. return false;
  1650. return qp->link_is_up;
  1651. }
  1652. EXPORT_SYMBOL_GPL(ntb_transport_link_query);
  1653. /**
  1654. * ntb_transport_qp_num - Query the qp number
  1655. * @qp: NTB transport layer queue to be queried
  1656. *
  1657. * Query qp number of the NTB transport queue
  1658. *
  1659. * RETURNS: a zero based number specifying the qp number
  1660. */
  1661. unsigned char ntb_transport_qp_num(struct ntb_transport_qp *qp)
  1662. {
  1663. if (!qp)
  1664. return 0;
  1665. return qp->qp_num;
  1666. }
  1667. EXPORT_SYMBOL_GPL(ntb_transport_qp_num);
  1668. /**
  1669. * ntb_transport_max_size - Query the max payload size of a qp
  1670. * @qp: NTB transport layer queue to be queried
  1671. *
  1672. * Query the maximum payload size permissible on the given qp
  1673. *
  1674. * RETURNS: the max payload size of a qp
  1675. */
  1676. unsigned int ntb_transport_max_size(struct ntb_transport_qp *qp)
  1677. {
  1678. unsigned int max_size;
  1679. unsigned int copy_align;
  1680. struct dma_chan *rx_chan, *tx_chan;
  1681. if (!qp)
  1682. return 0;
  1683. rx_chan = qp->rx_dma_chan;
  1684. tx_chan = qp->tx_dma_chan;
  1685. copy_align = max(rx_chan ? rx_chan->device->copy_align : 0,
  1686. tx_chan ? tx_chan->device->copy_align : 0);
  1687. /* If DMA engine usage is possible, try to find the max size for that */
  1688. max_size = qp->tx_max_frame - sizeof(struct ntb_payload_header);
  1689. max_size = round_down(max_size, 1 << copy_align);
  1690. return max_size;
  1691. }
  1692. EXPORT_SYMBOL_GPL(ntb_transport_max_size);
  1693. unsigned int ntb_transport_tx_free_entry(struct ntb_transport_qp *qp)
  1694. {
  1695. unsigned int head = qp->tx_index;
  1696. unsigned int tail = qp->remote_rx_info->entry;
  1697. return tail > head ? tail - head : qp->tx_max_entry + tail - head;
  1698. }
  1699. EXPORT_SYMBOL_GPL(ntb_transport_tx_free_entry);
  1700. static void ntb_transport_doorbell_callback(void *data, int vector)
  1701. {
  1702. struct ntb_transport_ctx *nt = data;
  1703. struct ntb_transport_qp *qp;
  1704. u64 db_bits;
  1705. unsigned int qp_num;
  1706. db_bits = (nt->qp_bitmap & ~nt->qp_bitmap_free &
  1707. ntb_db_vector_mask(nt->ndev, vector));
  1708. while (db_bits) {
  1709. qp_num = __ffs(db_bits);
  1710. qp = &nt->qp_vec[qp_num];
  1711. if (qp->active)
  1712. tasklet_schedule(&qp->rxc_db_work);
  1713. db_bits &= ~BIT_ULL(qp_num);
  1714. }
  1715. }
  1716. static const struct ntb_ctx_ops ntb_transport_ops = {
  1717. .link_event = ntb_transport_event_callback,
  1718. .db_event = ntb_transport_doorbell_callback,
  1719. };
  1720. static struct ntb_client ntb_transport_client = {
  1721. .ops = {
  1722. .probe = ntb_transport_probe,
  1723. .remove = ntb_transport_free,
  1724. },
  1725. };
  1726. static int __init ntb_transport_init(void)
  1727. {
  1728. int rc;
  1729. pr_info("%s, version %s\n", NTB_TRANSPORT_DESC, NTB_TRANSPORT_VER);
  1730. if (debugfs_initialized())
  1731. nt_debugfs_dir = debugfs_create_dir(KBUILD_MODNAME, NULL);
  1732. rc = bus_register(&ntb_transport_bus);
  1733. if (rc)
  1734. goto err_bus;
  1735. rc = ntb_register_client(&ntb_transport_client);
  1736. if (rc)
  1737. goto err_client;
  1738. return 0;
  1739. err_client:
  1740. bus_unregister(&ntb_transport_bus);
  1741. err_bus:
  1742. debugfs_remove_recursive(nt_debugfs_dir);
  1743. return rc;
  1744. }
  1745. module_init(ntb_transport_init);
  1746. static void __exit ntb_transport_exit(void)
  1747. {
  1748. debugfs_remove_recursive(nt_debugfs_dir);
  1749. ntb_unregister_client(&ntb_transport_client);
  1750. bus_unregister(&ntb_transport_bus);
  1751. }
  1752. module_exit(ntb_transport_exit);