intel_dp_mst.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. * 2014 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  22. * IN THE SOFTWARE.
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include "i915_drv.h"
  27. #include "intel_drv.h"
  28. #include <drm/drm_atomic_helper.h>
  29. #include <drm/drm_crtc_helper.h>
  30. #include <drm/drm_edid.h>
  31. static bool intel_dp_mst_compute_config(struct intel_encoder *encoder,
  32. struct intel_crtc_state *pipe_config)
  33. {
  34. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  35. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  36. struct intel_dp *intel_dp = &intel_dig_port->dp;
  37. struct drm_atomic_state *state;
  38. int bpp, i;
  39. int lane_count, slots;
  40. const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  41. struct drm_connector *drm_connector;
  42. struct intel_connector *connector, *found = NULL;
  43. struct drm_connector_state *connector_state;
  44. int mst_pbn;
  45. pipe_config->dp_encoder_is_mst = true;
  46. pipe_config->has_pch_encoder = false;
  47. bpp = 24;
  48. /*
  49. * for MST we always configure max link bw - the spec doesn't
  50. * seem to suggest we should do otherwise.
  51. */
  52. lane_count = drm_dp_max_lane_count(intel_dp->dpcd);
  53. pipe_config->lane_count = lane_count;
  54. pipe_config->pipe_bpp = 24;
  55. pipe_config->port_clock = intel_dp_max_link_rate(intel_dp);
  56. state = pipe_config->base.state;
  57. for_each_connector_in_state(state, drm_connector, connector_state, i) {
  58. connector = to_intel_connector(drm_connector);
  59. if (connector_state->best_encoder == &encoder->base) {
  60. found = connector;
  61. break;
  62. }
  63. }
  64. if (!found) {
  65. DRM_ERROR("can't find connector\n");
  66. return false;
  67. }
  68. mst_pbn = drm_dp_calc_pbn_mode(adjusted_mode->crtc_clock, bpp);
  69. pipe_config->pbn = mst_pbn;
  70. slots = drm_dp_find_vcpi_slots(&intel_dp->mst_mgr, mst_pbn);
  71. intel_link_compute_m_n(bpp, lane_count,
  72. adjusted_mode->crtc_clock,
  73. pipe_config->port_clock,
  74. &pipe_config->dp_m_n);
  75. pipe_config->dp_m_n.tu = slots;
  76. return true;
  77. }
  78. static void intel_mst_disable_dp(struct intel_encoder *encoder)
  79. {
  80. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  81. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  82. struct intel_dp *intel_dp = &intel_dig_port->dp;
  83. int ret;
  84. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  85. drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, intel_mst->connector->port);
  86. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  87. if (ret) {
  88. DRM_ERROR("failed to update payload %d\n", ret);
  89. }
  90. }
  91. static void intel_mst_post_disable_dp(struct intel_encoder *encoder)
  92. {
  93. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  94. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  95. struct intel_dp *intel_dp = &intel_dig_port->dp;
  96. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  97. /* this can fail */
  98. drm_dp_check_act_status(&intel_dp->mst_mgr);
  99. /* and this can also fail */
  100. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  101. drm_dp_mst_deallocate_vcpi(&intel_dp->mst_mgr, intel_mst->connector->port);
  102. intel_dp->active_mst_links--;
  103. intel_mst->connector = NULL;
  104. if (intel_dp->active_mst_links == 0) {
  105. intel_dig_port->base.post_disable(&intel_dig_port->base);
  106. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
  107. }
  108. }
  109. static void intel_mst_pre_enable_dp(struct intel_encoder *encoder)
  110. {
  111. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  112. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  113. struct intel_dp *intel_dp = &intel_dig_port->dp;
  114. struct drm_device *dev = encoder->base.dev;
  115. struct drm_i915_private *dev_priv = to_i915(dev);
  116. enum port port = intel_dig_port->port;
  117. int ret;
  118. uint32_t temp;
  119. struct intel_connector *found = NULL, *connector;
  120. int slots;
  121. struct drm_crtc *crtc = encoder->base.crtc;
  122. struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
  123. for_each_intel_connector(dev, connector) {
  124. if (connector->base.state->best_encoder == &encoder->base) {
  125. found = connector;
  126. break;
  127. }
  128. }
  129. if (!found) {
  130. DRM_ERROR("can't find connector\n");
  131. return;
  132. }
  133. /* MST encoders are bound to a crtc, not to a connector,
  134. * force the mapping here for get_hw_state.
  135. */
  136. found->encoder = encoder;
  137. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  138. intel_mst->connector = found;
  139. if (intel_dp->active_mst_links == 0) {
  140. intel_prepare_ddi_buffer(&intel_dig_port->base);
  141. intel_ddi_clk_select(&intel_dig_port->base, intel_crtc->config);
  142. intel_dp_set_link_params(intel_dp, intel_crtc->config);
  143. intel_ddi_init_dp_buf_reg(&intel_dig_port->base);
  144. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
  145. intel_dp_start_link_train(intel_dp);
  146. intel_dp_stop_link_train(intel_dp);
  147. }
  148. ret = drm_dp_mst_allocate_vcpi(&intel_dp->mst_mgr,
  149. intel_mst->connector->port,
  150. intel_crtc->config->pbn, &slots);
  151. if (ret == false) {
  152. DRM_ERROR("failed to allocate vcpi\n");
  153. return;
  154. }
  155. intel_dp->active_mst_links++;
  156. temp = I915_READ(DP_TP_STATUS(port));
  157. I915_WRITE(DP_TP_STATUS(port), temp);
  158. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  159. }
  160. static void intel_mst_enable_dp(struct intel_encoder *encoder)
  161. {
  162. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  163. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  164. struct intel_dp *intel_dp = &intel_dig_port->dp;
  165. struct drm_device *dev = intel_dig_port->base.base.dev;
  166. struct drm_i915_private *dev_priv = to_i915(dev);
  167. enum port port = intel_dig_port->port;
  168. int ret;
  169. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  170. if (intel_wait_for_register(dev_priv,
  171. DP_TP_STATUS(port),
  172. DP_TP_STATUS_ACT_SENT,
  173. DP_TP_STATUS_ACT_SENT,
  174. 1))
  175. DRM_ERROR("Timed out waiting for ACT sent\n");
  176. ret = drm_dp_check_act_status(&intel_dp->mst_mgr);
  177. ret = drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  178. }
  179. static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
  180. enum pipe *pipe)
  181. {
  182. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  183. *pipe = intel_mst->pipe;
  184. if (intel_mst->connector)
  185. return true;
  186. return false;
  187. }
  188. static void intel_dp_mst_enc_get_config(struct intel_encoder *encoder,
  189. struct intel_crtc_state *pipe_config)
  190. {
  191. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  192. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  193. struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
  194. struct drm_device *dev = encoder->base.dev;
  195. struct drm_i915_private *dev_priv = to_i915(dev);
  196. enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
  197. u32 temp, flags = 0;
  198. temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
  199. if (temp & TRANS_DDI_PHSYNC)
  200. flags |= DRM_MODE_FLAG_PHSYNC;
  201. else
  202. flags |= DRM_MODE_FLAG_NHSYNC;
  203. if (temp & TRANS_DDI_PVSYNC)
  204. flags |= DRM_MODE_FLAG_PVSYNC;
  205. else
  206. flags |= DRM_MODE_FLAG_NVSYNC;
  207. switch (temp & TRANS_DDI_BPC_MASK) {
  208. case TRANS_DDI_BPC_6:
  209. pipe_config->pipe_bpp = 18;
  210. break;
  211. case TRANS_DDI_BPC_8:
  212. pipe_config->pipe_bpp = 24;
  213. break;
  214. case TRANS_DDI_BPC_10:
  215. pipe_config->pipe_bpp = 30;
  216. break;
  217. case TRANS_DDI_BPC_12:
  218. pipe_config->pipe_bpp = 36;
  219. break;
  220. default:
  221. break;
  222. }
  223. pipe_config->base.adjusted_mode.flags |= flags;
  224. pipe_config->lane_count =
  225. ((temp & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1;
  226. intel_dp_get_m_n(crtc, pipe_config);
  227. intel_ddi_clock_get(&intel_dig_port->base, pipe_config);
  228. }
  229. static int intel_dp_mst_get_ddc_modes(struct drm_connector *connector)
  230. {
  231. struct intel_connector *intel_connector = to_intel_connector(connector);
  232. struct intel_dp *intel_dp = intel_connector->mst_port;
  233. struct edid *edid;
  234. int ret;
  235. if (!intel_dp) {
  236. return intel_connector_update_modes(connector, NULL);
  237. }
  238. edid = drm_dp_mst_get_edid(connector, &intel_dp->mst_mgr, intel_connector->port);
  239. ret = intel_connector_update_modes(connector, edid);
  240. kfree(edid);
  241. return ret;
  242. }
  243. static enum drm_connector_status
  244. intel_dp_mst_detect(struct drm_connector *connector, bool force)
  245. {
  246. struct intel_connector *intel_connector = to_intel_connector(connector);
  247. struct intel_dp *intel_dp = intel_connector->mst_port;
  248. if (!intel_dp)
  249. return connector_status_disconnected;
  250. return drm_dp_mst_detect_port(connector, &intel_dp->mst_mgr, intel_connector->port);
  251. }
  252. static int
  253. intel_dp_mst_set_property(struct drm_connector *connector,
  254. struct drm_property *property,
  255. uint64_t val)
  256. {
  257. return 0;
  258. }
  259. static void
  260. intel_dp_mst_connector_destroy(struct drm_connector *connector)
  261. {
  262. struct intel_connector *intel_connector = to_intel_connector(connector);
  263. if (!IS_ERR_OR_NULL(intel_connector->edid))
  264. kfree(intel_connector->edid);
  265. drm_connector_cleanup(connector);
  266. kfree(connector);
  267. }
  268. static const struct drm_connector_funcs intel_dp_mst_connector_funcs = {
  269. .dpms = drm_atomic_helper_connector_dpms,
  270. .detect = intel_dp_mst_detect,
  271. .fill_modes = drm_helper_probe_single_connector_modes,
  272. .set_property = intel_dp_mst_set_property,
  273. .atomic_get_property = intel_connector_atomic_get_property,
  274. .late_register = intel_connector_register,
  275. .early_unregister = intel_connector_unregister,
  276. .destroy = intel_dp_mst_connector_destroy,
  277. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  278. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  279. };
  280. static int intel_dp_mst_get_modes(struct drm_connector *connector)
  281. {
  282. return intel_dp_mst_get_ddc_modes(connector);
  283. }
  284. static enum drm_mode_status
  285. intel_dp_mst_mode_valid(struct drm_connector *connector,
  286. struct drm_display_mode *mode)
  287. {
  288. int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
  289. /* TODO - validate mode against available PBN for link */
  290. if (mode->clock < 10000)
  291. return MODE_CLOCK_LOW;
  292. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  293. return MODE_H_ILLEGAL;
  294. if (mode->clock > max_dotclk)
  295. return MODE_CLOCK_HIGH;
  296. return MODE_OK;
  297. }
  298. static struct drm_encoder *intel_mst_atomic_best_encoder(struct drm_connector *connector,
  299. struct drm_connector_state *state)
  300. {
  301. struct intel_connector *intel_connector = to_intel_connector(connector);
  302. struct intel_dp *intel_dp = intel_connector->mst_port;
  303. struct intel_crtc *crtc = to_intel_crtc(state->crtc);
  304. if (!intel_dp)
  305. return NULL;
  306. return &intel_dp->mst_encoders[crtc->pipe]->base.base;
  307. }
  308. static struct drm_encoder *intel_mst_best_encoder(struct drm_connector *connector)
  309. {
  310. struct intel_connector *intel_connector = to_intel_connector(connector);
  311. struct intel_dp *intel_dp = intel_connector->mst_port;
  312. if (!intel_dp)
  313. return NULL;
  314. return &intel_dp->mst_encoders[0]->base.base;
  315. }
  316. static const struct drm_connector_helper_funcs intel_dp_mst_connector_helper_funcs = {
  317. .get_modes = intel_dp_mst_get_modes,
  318. .mode_valid = intel_dp_mst_mode_valid,
  319. .atomic_best_encoder = intel_mst_atomic_best_encoder,
  320. .best_encoder = intel_mst_best_encoder,
  321. };
  322. static void intel_dp_mst_encoder_destroy(struct drm_encoder *encoder)
  323. {
  324. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(encoder);
  325. drm_encoder_cleanup(encoder);
  326. kfree(intel_mst);
  327. }
  328. static const struct drm_encoder_funcs intel_dp_mst_enc_funcs = {
  329. .destroy = intel_dp_mst_encoder_destroy,
  330. };
  331. static bool intel_dp_mst_get_hw_state(struct intel_connector *connector)
  332. {
  333. if (connector->encoder && connector->base.state->crtc) {
  334. enum pipe pipe;
  335. if (!connector->encoder->get_hw_state(connector->encoder, &pipe))
  336. return false;
  337. return true;
  338. }
  339. return false;
  340. }
  341. static void intel_connector_add_to_fbdev(struct intel_connector *connector)
  342. {
  343. #ifdef CONFIG_DRM_FBDEV_EMULATION
  344. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  345. if (dev_priv->fbdev)
  346. drm_fb_helper_add_one_connector(&dev_priv->fbdev->helper,
  347. &connector->base);
  348. #endif
  349. }
  350. static void intel_connector_remove_from_fbdev(struct intel_connector *connector)
  351. {
  352. #ifdef CONFIG_DRM_FBDEV_EMULATION
  353. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  354. if (dev_priv->fbdev)
  355. drm_fb_helper_remove_one_connector(&dev_priv->fbdev->helper,
  356. &connector->base);
  357. #endif
  358. }
  359. static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, const char *pathprop)
  360. {
  361. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  362. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  363. struct drm_device *dev = intel_dig_port->base.base.dev;
  364. struct intel_connector *intel_connector;
  365. struct drm_connector *connector;
  366. int i;
  367. intel_connector = intel_connector_alloc();
  368. if (!intel_connector)
  369. return NULL;
  370. connector = &intel_connector->base;
  371. drm_connector_init(dev, connector, &intel_dp_mst_connector_funcs, DRM_MODE_CONNECTOR_DisplayPort);
  372. drm_connector_helper_add(connector, &intel_dp_mst_connector_helper_funcs);
  373. intel_connector->get_hw_state = intel_dp_mst_get_hw_state;
  374. intel_connector->mst_port = intel_dp;
  375. intel_connector->port = port;
  376. for (i = PIPE_A; i <= PIPE_C; i++) {
  377. drm_mode_connector_attach_encoder(&intel_connector->base,
  378. &intel_dp->mst_encoders[i]->base.base);
  379. }
  380. intel_dp_add_properties(intel_dp, connector);
  381. drm_object_attach_property(&connector->base, dev->mode_config.path_property, 0);
  382. drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);
  383. drm_mode_connector_set_path_property(connector, pathprop);
  384. return connector;
  385. }
  386. static void intel_dp_register_mst_connector(struct drm_connector *connector)
  387. {
  388. struct intel_connector *intel_connector = to_intel_connector(connector);
  389. struct drm_device *dev = connector->dev;
  390. drm_modeset_lock_all(dev);
  391. intel_connector_add_to_fbdev(intel_connector);
  392. drm_modeset_unlock_all(dev);
  393. drm_connector_register(&intel_connector->base);
  394. }
  395. static void intel_dp_destroy_mst_connector(struct drm_dp_mst_topology_mgr *mgr,
  396. struct drm_connector *connector)
  397. {
  398. struct intel_connector *intel_connector = to_intel_connector(connector);
  399. struct drm_device *dev = connector->dev;
  400. drm_connector_unregister(connector);
  401. /* need to nuke the connector */
  402. drm_modeset_lock_all(dev);
  403. intel_connector_remove_from_fbdev(intel_connector);
  404. intel_connector->mst_port = NULL;
  405. drm_modeset_unlock_all(dev);
  406. drm_connector_unreference(&intel_connector->base);
  407. DRM_DEBUG_KMS("\n");
  408. }
  409. static void intel_dp_mst_hotplug(struct drm_dp_mst_topology_mgr *mgr)
  410. {
  411. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  412. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  413. struct drm_device *dev = intel_dig_port->base.base.dev;
  414. drm_kms_helper_hotplug_event(dev);
  415. }
  416. static const struct drm_dp_mst_topology_cbs mst_cbs = {
  417. .add_connector = intel_dp_add_mst_connector,
  418. .register_connector = intel_dp_register_mst_connector,
  419. .destroy_connector = intel_dp_destroy_mst_connector,
  420. .hotplug = intel_dp_mst_hotplug,
  421. };
  422. static struct intel_dp_mst_encoder *
  423. intel_dp_create_fake_mst_encoder(struct intel_digital_port *intel_dig_port, enum pipe pipe)
  424. {
  425. struct intel_dp_mst_encoder *intel_mst;
  426. struct intel_encoder *intel_encoder;
  427. struct drm_device *dev = intel_dig_port->base.base.dev;
  428. intel_mst = kzalloc(sizeof(*intel_mst), GFP_KERNEL);
  429. if (!intel_mst)
  430. return NULL;
  431. intel_mst->pipe = pipe;
  432. intel_encoder = &intel_mst->base;
  433. intel_mst->primary = intel_dig_port;
  434. drm_encoder_init(dev, &intel_encoder->base, &intel_dp_mst_enc_funcs,
  435. DRM_MODE_ENCODER_DPMST, "DP-MST %c", pipe_name(pipe));
  436. intel_encoder->type = INTEL_OUTPUT_DP_MST;
  437. intel_encoder->crtc_mask = 0x7;
  438. intel_encoder->cloneable = 0;
  439. intel_encoder->compute_config = intel_dp_mst_compute_config;
  440. intel_encoder->disable = intel_mst_disable_dp;
  441. intel_encoder->post_disable = intel_mst_post_disable_dp;
  442. intel_encoder->pre_enable = intel_mst_pre_enable_dp;
  443. intel_encoder->enable = intel_mst_enable_dp;
  444. intel_encoder->get_hw_state = intel_dp_mst_enc_get_hw_state;
  445. intel_encoder->get_config = intel_dp_mst_enc_get_config;
  446. return intel_mst;
  447. }
  448. static bool
  449. intel_dp_create_fake_mst_encoders(struct intel_digital_port *intel_dig_port)
  450. {
  451. int i;
  452. struct intel_dp *intel_dp = &intel_dig_port->dp;
  453. for (i = PIPE_A; i <= PIPE_C; i++)
  454. intel_dp->mst_encoders[i] = intel_dp_create_fake_mst_encoder(intel_dig_port, i);
  455. return true;
  456. }
  457. int
  458. intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_base_id)
  459. {
  460. struct intel_dp *intel_dp = &intel_dig_port->dp;
  461. struct drm_device *dev = intel_dig_port->base.base.dev;
  462. int ret;
  463. intel_dp->can_mst = true;
  464. intel_dp->mst_mgr.cbs = &mst_cbs;
  465. /* create encoders */
  466. intel_dp_create_fake_mst_encoders(intel_dig_port);
  467. ret = drm_dp_mst_topology_mgr_init(&intel_dp->mst_mgr, dev->dev, &intel_dp->aux, 16, 3, conn_base_id);
  468. if (ret) {
  469. intel_dp->can_mst = false;
  470. return ret;
  471. }
  472. return 0;
  473. }
  474. void
  475. intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port)
  476. {
  477. struct intel_dp *intel_dp = &intel_dig_port->dp;
  478. if (!intel_dp->can_mst)
  479. return;
  480. drm_dp_mst_topology_mgr_destroy(&intel_dp->mst_mgr);
  481. /* encoders will get killed by normal cleanup */
  482. }