intel_dp_mst.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. * 2014 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  22. * IN THE SOFTWARE.
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include "i915_drv.h"
  27. #include "intel_drv.h"
  28. #include <drm/drm_atomic_helper.h>
  29. #include <drm/drm_crtc_helper.h>
  30. #include <drm/drm_edid.h>
  31. static bool intel_dp_mst_compute_config(struct intel_encoder *encoder,
  32. struct intel_crtc_state *pipe_config,
  33. struct drm_connector_state *conn_state)
  34. {
  35. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  36. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  37. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  38. struct intel_dp *intel_dp = &intel_dig_port->dp;
  39. struct drm_connector *connector = conn_state->connector;
  40. void *port = to_intel_connector(connector)->port;
  41. struct drm_atomic_state *state = pipe_config->base.state;
  42. int bpp;
  43. int lane_count, slots = 0;
  44. const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  45. int mst_pbn;
  46. bool constant_n = drm_dp_has_quirk(&intel_dp->desc,
  47. DP_DPCD_QUIRK_CONSTANT_N);
  48. if (adjusted_mode->flags & DRM_MODE_FLAG_DBLSCAN)
  49. return false;
  50. pipe_config->has_pch_encoder = false;
  51. bpp = 24;
  52. if (intel_dp->compliance.test_data.bpc) {
  53. bpp = intel_dp->compliance.test_data.bpc * 3;
  54. DRM_DEBUG_KMS("Setting pipe bpp to %d\n",
  55. bpp);
  56. }
  57. /*
  58. * for MST we always configure max link bw - the spec doesn't
  59. * seem to suggest we should do otherwise.
  60. */
  61. lane_count = intel_dp_max_lane_count(intel_dp);
  62. pipe_config->lane_count = lane_count;
  63. pipe_config->pipe_bpp = bpp;
  64. pipe_config->port_clock = intel_dp_max_link_rate(intel_dp);
  65. if (drm_dp_mst_port_has_audio(&intel_dp->mst_mgr, port))
  66. pipe_config->has_audio = true;
  67. mst_pbn = drm_dp_calc_pbn_mode(adjusted_mode->crtc_clock, bpp);
  68. pipe_config->pbn = mst_pbn;
  69. /* Zombie connectors can't have VCPI slots */
  70. if (!drm_connector_is_unregistered(connector)) {
  71. slots = drm_dp_atomic_find_vcpi_slots(state,
  72. &intel_dp->mst_mgr,
  73. port,
  74. mst_pbn);
  75. if (slots < 0) {
  76. DRM_DEBUG_KMS("failed finding vcpi slots:%d\n",
  77. slots);
  78. return false;
  79. }
  80. }
  81. intel_link_compute_m_n(bpp, lane_count,
  82. adjusted_mode->crtc_clock,
  83. pipe_config->port_clock,
  84. &pipe_config->dp_m_n,
  85. constant_n);
  86. pipe_config->dp_m_n.tu = slots;
  87. if (IS_GEN9_LP(dev_priv))
  88. pipe_config->lane_lat_optim_mask =
  89. bxt_ddi_phy_calc_lane_lat_optim_mask(pipe_config->lane_count);
  90. intel_ddi_compute_min_voltage_level(dev_priv, pipe_config);
  91. return true;
  92. }
  93. static int intel_dp_mst_atomic_check(struct drm_connector *connector,
  94. struct drm_connector_state *new_conn_state)
  95. {
  96. struct drm_atomic_state *state = new_conn_state->state;
  97. struct drm_connector_state *old_conn_state;
  98. struct drm_crtc *old_crtc;
  99. struct drm_crtc_state *crtc_state;
  100. int slots, ret = 0;
  101. old_conn_state = drm_atomic_get_old_connector_state(state, connector);
  102. old_crtc = old_conn_state->crtc;
  103. if (!old_crtc)
  104. return ret;
  105. crtc_state = drm_atomic_get_new_crtc_state(state, old_crtc);
  106. slots = to_intel_crtc_state(crtc_state)->dp_m_n.tu;
  107. if (drm_atomic_crtc_needs_modeset(crtc_state) && slots > 0) {
  108. struct drm_dp_mst_topology_mgr *mgr;
  109. struct drm_encoder *old_encoder;
  110. old_encoder = old_conn_state->best_encoder;
  111. mgr = &enc_to_mst(old_encoder)->primary->dp.mst_mgr;
  112. ret = drm_dp_atomic_release_vcpi_slots(state, mgr, slots);
  113. if (ret)
  114. DRM_DEBUG_KMS("failed releasing %d vcpi slots:%d\n", slots, ret);
  115. else
  116. to_intel_crtc_state(crtc_state)->dp_m_n.tu = 0;
  117. }
  118. return ret;
  119. }
  120. static void intel_mst_disable_dp(struct intel_encoder *encoder,
  121. const struct intel_crtc_state *old_crtc_state,
  122. const struct drm_connector_state *old_conn_state)
  123. {
  124. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  125. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  126. struct intel_dp *intel_dp = &intel_dig_port->dp;
  127. struct intel_connector *connector =
  128. to_intel_connector(old_conn_state->connector);
  129. int ret;
  130. DRM_DEBUG_KMS("active links %d\n", intel_dp->active_mst_links);
  131. drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, connector->port);
  132. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  133. if (ret) {
  134. DRM_ERROR("failed to update payload %d\n", ret);
  135. }
  136. if (old_crtc_state->has_audio)
  137. intel_audio_codec_disable(encoder,
  138. old_crtc_state, old_conn_state);
  139. }
  140. static void intel_mst_post_disable_dp(struct intel_encoder *encoder,
  141. const struct intel_crtc_state *old_crtc_state,
  142. const struct drm_connector_state *old_conn_state)
  143. {
  144. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  145. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  146. struct intel_dp *intel_dp = &intel_dig_port->dp;
  147. struct intel_connector *connector =
  148. to_intel_connector(old_conn_state->connector);
  149. intel_ddi_disable_pipe_clock(old_crtc_state);
  150. /* this can fail */
  151. drm_dp_check_act_status(&intel_dp->mst_mgr);
  152. /* and this can also fail */
  153. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  154. drm_dp_mst_deallocate_vcpi(&intel_dp->mst_mgr, connector->port);
  155. /*
  156. * Power down mst path before disabling the port, otherwise we end
  157. * up getting interrupts from the sink upon detecting link loss.
  158. */
  159. drm_dp_send_power_updown_phy(&intel_dp->mst_mgr, connector->port,
  160. false);
  161. intel_dp->active_mst_links--;
  162. intel_mst->connector = NULL;
  163. if (intel_dp->active_mst_links == 0) {
  164. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
  165. intel_dig_port->base.post_disable(&intel_dig_port->base,
  166. old_crtc_state, NULL);
  167. }
  168. DRM_DEBUG_KMS("active links %d\n", intel_dp->active_mst_links);
  169. }
  170. static void intel_mst_pre_pll_enable_dp(struct intel_encoder *encoder,
  171. const struct intel_crtc_state *pipe_config,
  172. const struct drm_connector_state *conn_state)
  173. {
  174. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  175. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  176. struct intel_dp *intel_dp = &intel_dig_port->dp;
  177. if (intel_dp->active_mst_links == 0 &&
  178. intel_dig_port->base.pre_pll_enable)
  179. intel_dig_port->base.pre_pll_enable(&intel_dig_port->base,
  180. pipe_config, NULL);
  181. }
  182. static void intel_mst_pre_enable_dp(struct intel_encoder *encoder,
  183. const struct intel_crtc_state *pipe_config,
  184. const struct drm_connector_state *conn_state)
  185. {
  186. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  187. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  188. struct intel_dp *intel_dp = &intel_dig_port->dp;
  189. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  190. enum port port = intel_dig_port->base.port;
  191. struct intel_connector *connector =
  192. to_intel_connector(conn_state->connector);
  193. int ret;
  194. uint32_t temp;
  195. /* MST encoders are bound to a crtc, not to a connector,
  196. * force the mapping here for get_hw_state.
  197. */
  198. connector->encoder = encoder;
  199. intel_mst->connector = connector;
  200. DRM_DEBUG_KMS("active links %d\n", intel_dp->active_mst_links);
  201. if (intel_dp->active_mst_links == 0)
  202. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
  203. drm_dp_send_power_updown_phy(&intel_dp->mst_mgr, connector->port, true);
  204. if (intel_dp->active_mst_links == 0)
  205. intel_dig_port->base.pre_enable(&intel_dig_port->base,
  206. pipe_config, NULL);
  207. ret = drm_dp_mst_allocate_vcpi(&intel_dp->mst_mgr,
  208. connector->port,
  209. pipe_config->pbn,
  210. pipe_config->dp_m_n.tu);
  211. if (!ret)
  212. DRM_ERROR("failed to allocate vcpi\n");
  213. intel_dp->active_mst_links++;
  214. temp = I915_READ(DP_TP_STATUS(port));
  215. I915_WRITE(DP_TP_STATUS(port), temp);
  216. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  217. intel_ddi_enable_pipe_clock(pipe_config);
  218. }
  219. static void intel_mst_enable_dp(struct intel_encoder *encoder,
  220. const struct intel_crtc_state *pipe_config,
  221. const struct drm_connector_state *conn_state)
  222. {
  223. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  224. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  225. struct intel_dp *intel_dp = &intel_dig_port->dp;
  226. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  227. enum port port = intel_dig_port->base.port;
  228. DRM_DEBUG_KMS("active links %d\n", intel_dp->active_mst_links);
  229. if (intel_wait_for_register(dev_priv,
  230. DP_TP_STATUS(port),
  231. DP_TP_STATUS_ACT_SENT,
  232. DP_TP_STATUS_ACT_SENT,
  233. 1))
  234. DRM_ERROR("Timed out waiting for ACT sent\n");
  235. drm_dp_check_act_status(&intel_dp->mst_mgr);
  236. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  237. if (pipe_config->has_audio)
  238. intel_audio_codec_enable(encoder, pipe_config, conn_state);
  239. }
  240. static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
  241. enum pipe *pipe)
  242. {
  243. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  244. *pipe = intel_mst->pipe;
  245. if (intel_mst->connector)
  246. return true;
  247. return false;
  248. }
  249. static void intel_dp_mst_enc_get_config(struct intel_encoder *encoder,
  250. struct intel_crtc_state *pipe_config)
  251. {
  252. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  253. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  254. intel_ddi_get_config(&intel_dig_port->base, pipe_config);
  255. }
  256. static int intel_dp_mst_get_ddc_modes(struct drm_connector *connector)
  257. {
  258. struct intel_connector *intel_connector = to_intel_connector(connector);
  259. struct intel_dp *intel_dp = intel_connector->mst_port;
  260. struct edid *edid;
  261. int ret;
  262. if (drm_connector_is_unregistered(connector))
  263. return intel_connector_update_modes(connector, NULL);
  264. edid = drm_dp_mst_get_edid(connector, &intel_dp->mst_mgr, intel_connector->port);
  265. ret = intel_connector_update_modes(connector, edid);
  266. kfree(edid);
  267. return ret;
  268. }
  269. static enum drm_connector_status
  270. intel_dp_mst_detect(struct drm_connector *connector, bool force)
  271. {
  272. struct intel_connector *intel_connector = to_intel_connector(connector);
  273. struct intel_dp *intel_dp = intel_connector->mst_port;
  274. if (drm_connector_is_unregistered(connector))
  275. return connector_status_disconnected;
  276. return drm_dp_mst_detect_port(connector, &intel_dp->mst_mgr,
  277. intel_connector->port);
  278. }
  279. static void
  280. intel_dp_mst_connector_destroy(struct drm_connector *connector)
  281. {
  282. struct intel_connector *intel_connector = to_intel_connector(connector);
  283. if (!IS_ERR_OR_NULL(intel_connector->edid))
  284. kfree(intel_connector->edid);
  285. drm_connector_cleanup(connector);
  286. kfree(connector);
  287. }
  288. static const struct drm_connector_funcs intel_dp_mst_connector_funcs = {
  289. .detect = intel_dp_mst_detect,
  290. .fill_modes = drm_helper_probe_single_connector_modes,
  291. .late_register = intel_connector_register,
  292. .early_unregister = intel_connector_unregister,
  293. .destroy = intel_dp_mst_connector_destroy,
  294. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  295. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  296. };
  297. static int intel_dp_mst_get_modes(struct drm_connector *connector)
  298. {
  299. return intel_dp_mst_get_ddc_modes(connector);
  300. }
  301. static enum drm_mode_status
  302. intel_dp_mst_mode_valid(struct drm_connector *connector,
  303. struct drm_display_mode *mode)
  304. {
  305. struct intel_connector *intel_connector = to_intel_connector(connector);
  306. struct intel_dp *intel_dp = intel_connector->mst_port;
  307. int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
  308. int bpp = 24; /* MST uses fixed bpp */
  309. int max_rate, mode_rate, max_lanes, max_link_clock;
  310. if (drm_connector_is_unregistered(connector))
  311. return MODE_ERROR;
  312. if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
  313. return MODE_NO_DBLESCAN;
  314. max_link_clock = intel_dp_max_link_rate(intel_dp);
  315. max_lanes = intel_dp_max_lane_count(intel_dp);
  316. max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes);
  317. mode_rate = intel_dp_link_required(mode->clock, bpp);
  318. /* TODO - validate mode against available PBN for link */
  319. if (mode->clock < 10000)
  320. return MODE_CLOCK_LOW;
  321. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  322. return MODE_H_ILLEGAL;
  323. if (mode_rate > max_rate || mode->clock > max_dotclk)
  324. return MODE_CLOCK_HIGH;
  325. return MODE_OK;
  326. }
  327. static struct drm_encoder *intel_mst_atomic_best_encoder(struct drm_connector *connector,
  328. struct drm_connector_state *state)
  329. {
  330. struct intel_connector *intel_connector = to_intel_connector(connector);
  331. struct intel_dp *intel_dp = intel_connector->mst_port;
  332. struct intel_crtc *crtc = to_intel_crtc(state->crtc);
  333. return &intel_dp->mst_encoders[crtc->pipe]->base.base;
  334. }
  335. static const struct drm_connector_helper_funcs intel_dp_mst_connector_helper_funcs = {
  336. .get_modes = intel_dp_mst_get_modes,
  337. .mode_valid = intel_dp_mst_mode_valid,
  338. .atomic_best_encoder = intel_mst_atomic_best_encoder,
  339. .atomic_check = intel_dp_mst_atomic_check,
  340. };
  341. static void intel_dp_mst_encoder_destroy(struct drm_encoder *encoder)
  342. {
  343. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(encoder);
  344. drm_encoder_cleanup(encoder);
  345. kfree(intel_mst);
  346. }
  347. static const struct drm_encoder_funcs intel_dp_mst_enc_funcs = {
  348. .destroy = intel_dp_mst_encoder_destroy,
  349. };
  350. static bool intel_dp_mst_get_hw_state(struct intel_connector *connector)
  351. {
  352. if (connector->encoder && connector->base.state->crtc) {
  353. enum pipe pipe;
  354. if (!connector->encoder->get_hw_state(connector->encoder, &pipe))
  355. return false;
  356. return true;
  357. }
  358. return false;
  359. }
  360. static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, const char *pathprop)
  361. {
  362. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  363. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  364. struct drm_device *dev = intel_dig_port->base.base.dev;
  365. struct drm_i915_private *dev_priv = to_i915(dev);
  366. struct intel_connector *intel_connector;
  367. struct drm_connector *connector;
  368. enum pipe pipe;
  369. int ret;
  370. intel_connector = intel_connector_alloc();
  371. if (!intel_connector)
  372. return NULL;
  373. connector = &intel_connector->base;
  374. ret = drm_connector_init(dev, connector, &intel_dp_mst_connector_funcs,
  375. DRM_MODE_CONNECTOR_DisplayPort);
  376. if (ret) {
  377. intel_connector_free(intel_connector);
  378. return NULL;
  379. }
  380. drm_connector_helper_add(connector, &intel_dp_mst_connector_helper_funcs);
  381. intel_connector->get_hw_state = intel_dp_mst_get_hw_state;
  382. intel_connector->mst_port = intel_dp;
  383. intel_connector->port = port;
  384. for_each_pipe(dev_priv, pipe) {
  385. struct drm_encoder *enc =
  386. &intel_dp->mst_encoders[pipe]->base.base;
  387. ret = drm_connector_attach_encoder(&intel_connector->base, enc);
  388. if (ret)
  389. goto err;
  390. }
  391. drm_object_attach_property(&connector->base, dev->mode_config.path_property, 0);
  392. drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);
  393. ret = drm_connector_set_path_property(connector, pathprop);
  394. if (ret)
  395. goto err;
  396. return connector;
  397. err:
  398. drm_connector_cleanup(connector);
  399. return NULL;
  400. }
  401. static void intel_dp_register_mst_connector(struct drm_connector *connector)
  402. {
  403. struct drm_i915_private *dev_priv = to_i915(connector->dev);
  404. if (dev_priv->fbdev)
  405. drm_fb_helper_add_one_connector(&dev_priv->fbdev->helper,
  406. connector);
  407. drm_connector_register(connector);
  408. }
  409. static void intel_dp_destroy_mst_connector(struct drm_dp_mst_topology_mgr *mgr,
  410. struct drm_connector *connector)
  411. {
  412. struct drm_i915_private *dev_priv = to_i915(connector->dev);
  413. DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", connector->base.id, connector->name);
  414. drm_connector_unregister(connector);
  415. if (dev_priv->fbdev)
  416. drm_fb_helper_remove_one_connector(&dev_priv->fbdev->helper,
  417. connector);
  418. drm_connector_put(connector);
  419. }
  420. static void intel_dp_mst_hotplug(struct drm_dp_mst_topology_mgr *mgr)
  421. {
  422. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  423. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  424. struct drm_device *dev = intel_dig_port->base.base.dev;
  425. drm_kms_helper_hotplug_event(dev);
  426. }
  427. static const struct drm_dp_mst_topology_cbs mst_cbs = {
  428. .add_connector = intel_dp_add_mst_connector,
  429. .register_connector = intel_dp_register_mst_connector,
  430. .destroy_connector = intel_dp_destroy_mst_connector,
  431. .hotplug = intel_dp_mst_hotplug,
  432. };
  433. static struct intel_dp_mst_encoder *
  434. intel_dp_create_fake_mst_encoder(struct intel_digital_port *intel_dig_port, enum pipe pipe)
  435. {
  436. struct intel_dp_mst_encoder *intel_mst;
  437. struct intel_encoder *intel_encoder;
  438. struct drm_device *dev = intel_dig_port->base.base.dev;
  439. intel_mst = kzalloc(sizeof(*intel_mst), GFP_KERNEL);
  440. if (!intel_mst)
  441. return NULL;
  442. intel_mst->pipe = pipe;
  443. intel_encoder = &intel_mst->base;
  444. intel_mst->primary = intel_dig_port;
  445. drm_encoder_init(dev, &intel_encoder->base, &intel_dp_mst_enc_funcs,
  446. DRM_MODE_ENCODER_DPMST, "DP-MST %c", pipe_name(pipe));
  447. intel_encoder->type = INTEL_OUTPUT_DP_MST;
  448. intel_encoder->power_domain = intel_dig_port->base.power_domain;
  449. intel_encoder->port = intel_dig_port->base.port;
  450. intel_encoder->crtc_mask = 0x7;
  451. intel_encoder->cloneable = 0;
  452. intel_encoder->compute_config = intel_dp_mst_compute_config;
  453. intel_encoder->disable = intel_mst_disable_dp;
  454. intel_encoder->post_disable = intel_mst_post_disable_dp;
  455. intel_encoder->pre_pll_enable = intel_mst_pre_pll_enable_dp;
  456. intel_encoder->pre_enable = intel_mst_pre_enable_dp;
  457. intel_encoder->enable = intel_mst_enable_dp;
  458. intel_encoder->get_hw_state = intel_dp_mst_enc_get_hw_state;
  459. intel_encoder->get_config = intel_dp_mst_enc_get_config;
  460. return intel_mst;
  461. }
  462. static bool
  463. intel_dp_create_fake_mst_encoders(struct intel_digital_port *intel_dig_port)
  464. {
  465. struct intel_dp *intel_dp = &intel_dig_port->dp;
  466. struct drm_i915_private *dev_priv = to_i915(intel_dig_port->base.base.dev);
  467. enum pipe pipe;
  468. for_each_pipe(dev_priv, pipe)
  469. intel_dp->mst_encoders[pipe] = intel_dp_create_fake_mst_encoder(intel_dig_port, pipe);
  470. return true;
  471. }
  472. int
  473. intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_base_id)
  474. {
  475. struct intel_dp *intel_dp = &intel_dig_port->dp;
  476. struct drm_device *dev = intel_dig_port->base.base.dev;
  477. int ret;
  478. intel_dp->can_mst = true;
  479. intel_dp->mst_mgr.cbs = &mst_cbs;
  480. /* create encoders */
  481. intel_dp_create_fake_mst_encoders(intel_dig_port);
  482. ret = drm_dp_mst_topology_mgr_init(&intel_dp->mst_mgr, dev,
  483. &intel_dp->aux, 16, 3, conn_base_id);
  484. if (ret) {
  485. intel_dp->can_mst = false;
  486. return ret;
  487. }
  488. return 0;
  489. }
  490. void
  491. intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port)
  492. {
  493. struct intel_dp *intel_dp = &intel_dig_port->dp;
  494. if (!intel_dp->can_mst)
  495. return;
  496. drm_dp_mst_topology_mgr_destroy(&intel_dp->mst_mgr);
  497. /* encoders will get killed by normal cleanup */
  498. }