hw-ops.h 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282
  1. /*
  2. * Copyright (c) 2010-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef ATH9K_HW_OPS_H
  17. #define ATH9K_HW_OPS_H
  18. #include "hw.h"
  19. /* Hardware core and driver accessible callbacks */
  20. static inline void ath9k_hw_configpcipowersave(struct ath_hw *ah,
  21. bool power_off)
  22. {
  23. if (!ah->aspm_enabled)
  24. return;
  25. ath9k_hw_ops(ah)->config_pci_powersave(ah, power_off);
  26. }
  27. static inline void ath9k_hw_rxena(struct ath_hw *ah)
  28. {
  29. ath9k_hw_ops(ah)->rx_enable(ah);
  30. }
  31. static inline void ath9k_hw_set_desc_link(struct ath_hw *ah, void *ds,
  32. u32 link)
  33. {
  34. ath9k_hw_ops(ah)->set_desc_link(ds, link);
  35. }
  36. static inline int ath9k_hw_calibrate(struct ath_hw *ah,
  37. struct ath9k_channel *chan,
  38. u8 rxchainmask, bool longcal)
  39. {
  40. return ath9k_hw_ops(ah)->calibrate(ah, chan, rxchainmask, longcal);
  41. }
  42. static inline bool ath9k_hw_getisr(struct ath_hw *ah, enum ath9k_int *masked,
  43. u32 *sync_cause_p)
  44. {
  45. return ath9k_hw_ops(ah)->get_isr(ah, masked, sync_cause_p);
  46. }
  47. static inline void ath9k_hw_set_txdesc(struct ath_hw *ah, void *ds,
  48. struct ath_tx_info *i)
  49. {
  50. return ath9k_hw_ops(ah)->set_txdesc(ah, ds, i);
  51. }
  52. static inline int ath9k_hw_txprocdesc(struct ath_hw *ah, void *ds,
  53. struct ath_tx_status *ts)
  54. {
  55. return ath9k_hw_ops(ah)->proc_txdesc(ah, ds, ts);
  56. }
  57. static inline int ath9k_hw_get_duration(struct ath_hw *ah, const void *ds,
  58. int index)
  59. {
  60. return ath9k_hw_ops(ah)->get_duration(ah, ds, index);
  61. }
  62. static inline void ath9k_hw_antdiv_comb_conf_get(struct ath_hw *ah,
  63. struct ath_hw_antcomb_conf *antconf)
  64. {
  65. ath9k_hw_ops(ah)->antdiv_comb_conf_get(ah, antconf);
  66. }
  67. static inline void ath9k_hw_antdiv_comb_conf_set(struct ath_hw *ah,
  68. struct ath_hw_antcomb_conf *antconf)
  69. {
  70. ath9k_hw_ops(ah)->antdiv_comb_conf_set(ah, antconf);
  71. }
  72. static inline void ath9k_hw_tx99_start(struct ath_hw *ah, u32 qnum)
  73. {
  74. ath9k_hw_ops(ah)->tx99_start(ah, qnum);
  75. }
  76. static inline void ath9k_hw_tx99_stop(struct ath_hw *ah)
  77. {
  78. ath9k_hw_ops(ah)->tx99_stop(ah);
  79. }
  80. static inline void ath9k_hw_tx99_set_txpower(struct ath_hw *ah, u8 power)
  81. {
  82. if (ath9k_hw_ops(ah)->tx99_set_txpower)
  83. ath9k_hw_ops(ah)->tx99_set_txpower(ah, power);
  84. }
  85. #ifdef CONFIG_ATH9K_BTCOEX_SUPPORT
  86. static inline void ath9k_hw_set_bt_ant_diversity(struct ath_hw *ah, bool enable)
  87. {
  88. if (ath9k_hw_ops(ah)->set_bt_ant_diversity)
  89. ath9k_hw_ops(ah)->set_bt_ant_diversity(ah, enable);
  90. }
  91. #endif
  92. /* Private hardware call ops */
  93. static inline void ath9k_hw_init_hang_checks(struct ath_hw *ah)
  94. {
  95. ath9k_hw_private_ops(ah)->init_hang_checks(ah);
  96. }
  97. static inline bool ath9k_hw_detect_mac_hang(struct ath_hw *ah)
  98. {
  99. return ath9k_hw_private_ops(ah)->detect_mac_hang(ah);
  100. }
  101. static inline bool ath9k_hw_detect_bb_hang(struct ath_hw *ah)
  102. {
  103. return ath9k_hw_private_ops(ah)->detect_bb_hang(ah);
  104. }
  105. /* PHY ops */
  106. static inline int ath9k_hw_rf_set_freq(struct ath_hw *ah,
  107. struct ath9k_channel *chan)
  108. {
  109. return ath9k_hw_private_ops(ah)->rf_set_freq(ah, chan);
  110. }
  111. static inline void ath9k_hw_spur_mitigate_freq(struct ath_hw *ah,
  112. struct ath9k_channel *chan)
  113. {
  114. ath9k_hw_private_ops(ah)->spur_mitigate_freq(ah, chan);
  115. }
  116. static inline bool ath9k_hw_set_rf_regs(struct ath_hw *ah,
  117. struct ath9k_channel *chan,
  118. u16 modesIndex)
  119. {
  120. if (!ath9k_hw_private_ops(ah)->set_rf_regs)
  121. return true;
  122. return ath9k_hw_private_ops(ah)->set_rf_regs(ah, chan, modesIndex);
  123. }
  124. static inline void ath9k_hw_init_bb(struct ath_hw *ah,
  125. struct ath9k_channel *chan)
  126. {
  127. return ath9k_hw_private_ops(ah)->init_bb(ah, chan);
  128. }
  129. static inline void ath9k_hw_set_channel_regs(struct ath_hw *ah,
  130. struct ath9k_channel *chan)
  131. {
  132. return ath9k_hw_private_ops(ah)->set_channel_regs(ah, chan);
  133. }
  134. static inline int ath9k_hw_process_ini(struct ath_hw *ah,
  135. struct ath9k_channel *chan)
  136. {
  137. return ath9k_hw_private_ops(ah)->process_ini(ah, chan);
  138. }
  139. static inline void ath9k_olc_init(struct ath_hw *ah)
  140. {
  141. if (!ath9k_hw_private_ops(ah)->olc_init)
  142. return;
  143. return ath9k_hw_private_ops(ah)->olc_init(ah);
  144. }
  145. static inline void ath9k_hw_set_rfmode(struct ath_hw *ah,
  146. struct ath9k_channel *chan)
  147. {
  148. return ath9k_hw_private_ops(ah)->set_rfmode(ah, chan);
  149. }
  150. static inline void ath9k_hw_mark_phy_inactive(struct ath_hw *ah)
  151. {
  152. return ath9k_hw_private_ops(ah)->mark_phy_inactive(ah);
  153. }
  154. static inline void ath9k_hw_set_delta_slope(struct ath_hw *ah,
  155. struct ath9k_channel *chan)
  156. {
  157. return ath9k_hw_private_ops(ah)->set_delta_slope(ah, chan);
  158. }
  159. static inline bool ath9k_hw_rfbus_req(struct ath_hw *ah)
  160. {
  161. return ath9k_hw_private_ops(ah)->rfbus_req(ah);
  162. }
  163. static inline void ath9k_hw_rfbus_done(struct ath_hw *ah)
  164. {
  165. return ath9k_hw_private_ops(ah)->rfbus_done(ah);
  166. }
  167. static inline void ath9k_hw_restore_chainmask(struct ath_hw *ah)
  168. {
  169. if (!ath9k_hw_private_ops(ah)->restore_chainmask)
  170. return;
  171. return ath9k_hw_private_ops(ah)->restore_chainmask(ah);
  172. }
  173. static inline bool ath9k_hw_ani_control(struct ath_hw *ah,
  174. enum ath9k_ani_cmd cmd, int param)
  175. {
  176. return ath9k_hw_private_ops(ah)->ani_control(ah, cmd, param);
  177. }
  178. static inline void ath9k_hw_do_getnf(struct ath_hw *ah,
  179. int16_t nfarray[NUM_NF_READINGS])
  180. {
  181. ath9k_hw_private_ops(ah)->do_getnf(ah, nfarray);
  182. }
  183. static inline bool ath9k_hw_init_cal(struct ath_hw *ah,
  184. struct ath9k_channel *chan)
  185. {
  186. return ath9k_hw_private_ops(ah)->init_cal(ah, chan);
  187. }
  188. static inline void ath9k_hw_setup_calibration(struct ath_hw *ah,
  189. struct ath9k_cal_list *currCal)
  190. {
  191. ath9k_hw_private_ops(ah)->setup_calibration(ah, currCal);
  192. }
  193. static inline int ath9k_hw_fast_chan_change(struct ath_hw *ah,
  194. struct ath9k_channel *chan,
  195. u8 *ini_reloaded)
  196. {
  197. return ath9k_hw_private_ops(ah)->fast_chan_change(ah, chan,
  198. ini_reloaded);
  199. }
  200. static inline void ath9k_hw_set_radar_params(struct ath_hw *ah)
  201. {
  202. if (!ath9k_hw_private_ops(ah)->set_radar_params)
  203. return;
  204. ath9k_hw_private_ops(ah)->set_radar_params(ah, &ah->radar_conf);
  205. }
  206. static inline void ath9k_hw_init_cal_settings(struct ath_hw *ah)
  207. {
  208. ath9k_hw_private_ops(ah)->init_cal_settings(ah);
  209. }
  210. static inline u32 ath9k_hw_compute_pll_control(struct ath_hw *ah,
  211. struct ath9k_channel *chan)
  212. {
  213. return ath9k_hw_private_ops(ah)->compute_pll_control(ah, chan);
  214. }
  215. static inline void ath9k_hw_init_mode_gain_regs(struct ath_hw *ah)
  216. {
  217. if (!ath9k_hw_private_ops(ah)->init_mode_gain_regs)
  218. return;
  219. ath9k_hw_private_ops(ah)->init_mode_gain_regs(ah);
  220. }
  221. static inline void ath9k_hw_ani_cache_ini_regs(struct ath_hw *ah)
  222. {
  223. if (!ath9k_hw_private_ops(ah)->ani_cache_ini_regs)
  224. return;
  225. ath9k_hw_private_ops(ah)->ani_cache_ini_regs(ah);
  226. }
  227. #endif /* ATH9K_HW_OPS_H */