en_netdev.c 74 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758
  1. /*
  2. * Copyright (c) 2007 Mellanox Technologies. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. *
  32. */
  33. #include <linux/etherdevice.h>
  34. #include <linux/tcp.h>
  35. #include <linux/if_vlan.h>
  36. #include <linux/delay.h>
  37. #include <linux/slab.h>
  38. #include <linux/hash.h>
  39. #include <net/ip.h>
  40. #include <net/busy_poll.h>
  41. #include <net/vxlan.h>
  42. #include <linux/mlx4/driver.h>
  43. #include <linux/mlx4/device.h>
  44. #include <linux/mlx4/cmd.h>
  45. #include <linux/mlx4/cq.h>
  46. #include "mlx4_en.h"
  47. #include "en_port.h"
  48. int mlx4_en_setup_tc(struct net_device *dev, u8 up)
  49. {
  50. struct mlx4_en_priv *priv = netdev_priv(dev);
  51. int i;
  52. unsigned int offset = 0;
  53. if (up && up != MLX4_EN_NUM_UP)
  54. return -EINVAL;
  55. netdev_set_num_tc(dev, up);
  56. /* Partition Tx queues evenly amongst UP's */
  57. for (i = 0; i < up; i++) {
  58. netdev_set_tc_queue(dev, i, priv->num_tx_rings_p_up, offset);
  59. offset += priv->num_tx_rings_p_up;
  60. }
  61. return 0;
  62. }
  63. #ifdef CONFIG_NET_RX_BUSY_POLL
  64. /* must be called with local_bh_disable()d */
  65. static int mlx4_en_low_latency_recv(struct napi_struct *napi)
  66. {
  67. struct mlx4_en_cq *cq = container_of(napi, struct mlx4_en_cq, napi);
  68. struct net_device *dev = cq->dev;
  69. struct mlx4_en_priv *priv = netdev_priv(dev);
  70. struct mlx4_en_rx_ring *rx_ring = priv->rx_ring[cq->ring];
  71. int done;
  72. if (!priv->port_up)
  73. return LL_FLUSH_FAILED;
  74. if (!mlx4_en_cq_lock_poll(cq))
  75. return LL_FLUSH_BUSY;
  76. done = mlx4_en_process_rx_cq(dev, cq, 4);
  77. if (likely(done))
  78. rx_ring->cleaned += done;
  79. else
  80. rx_ring->misses++;
  81. mlx4_en_cq_unlock_poll(cq);
  82. return done;
  83. }
  84. #endif /* CONFIG_NET_RX_BUSY_POLL */
  85. #ifdef CONFIG_RFS_ACCEL
  86. struct mlx4_en_filter {
  87. struct list_head next;
  88. struct work_struct work;
  89. u8 ip_proto;
  90. __be32 src_ip;
  91. __be32 dst_ip;
  92. __be16 src_port;
  93. __be16 dst_port;
  94. int rxq_index;
  95. struct mlx4_en_priv *priv;
  96. u32 flow_id; /* RFS infrastructure id */
  97. int id; /* mlx4_en driver id */
  98. u64 reg_id; /* Flow steering API id */
  99. u8 activated; /* Used to prevent expiry before filter
  100. * is attached
  101. */
  102. struct hlist_node filter_chain;
  103. };
  104. static void mlx4_en_filter_rfs_expire(struct mlx4_en_priv *priv);
  105. static enum mlx4_net_trans_rule_id mlx4_ip_proto_to_trans_rule_id(u8 ip_proto)
  106. {
  107. switch (ip_proto) {
  108. case IPPROTO_UDP:
  109. return MLX4_NET_TRANS_RULE_ID_UDP;
  110. case IPPROTO_TCP:
  111. return MLX4_NET_TRANS_RULE_ID_TCP;
  112. default:
  113. return MLX4_NET_TRANS_RULE_NUM;
  114. }
  115. };
  116. static void mlx4_en_filter_work(struct work_struct *work)
  117. {
  118. struct mlx4_en_filter *filter = container_of(work,
  119. struct mlx4_en_filter,
  120. work);
  121. struct mlx4_en_priv *priv = filter->priv;
  122. struct mlx4_spec_list spec_tcp_udp = {
  123. .id = mlx4_ip_proto_to_trans_rule_id(filter->ip_proto),
  124. {
  125. .tcp_udp = {
  126. .dst_port = filter->dst_port,
  127. .dst_port_msk = (__force __be16)-1,
  128. .src_port = filter->src_port,
  129. .src_port_msk = (__force __be16)-1,
  130. },
  131. },
  132. };
  133. struct mlx4_spec_list spec_ip = {
  134. .id = MLX4_NET_TRANS_RULE_ID_IPV4,
  135. {
  136. .ipv4 = {
  137. .dst_ip = filter->dst_ip,
  138. .dst_ip_msk = (__force __be32)-1,
  139. .src_ip = filter->src_ip,
  140. .src_ip_msk = (__force __be32)-1,
  141. },
  142. },
  143. };
  144. struct mlx4_spec_list spec_eth = {
  145. .id = MLX4_NET_TRANS_RULE_ID_ETH,
  146. };
  147. struct mlx4_net_trans_rule rule = {
  148. .list = LIST_HEAD_INIT(rule.list),
  149. .queue_mode = MLX4_NET_TRANS_Q_LIFO,
  150. .exclusive = 1,
  151. .allow_loopback = 1,
  152. .promisc_mode = MLX4_FS_REGULAR,
  153. .port = priv->port,
  154. .priority = MLX4_DOMAIN_RFS,
  155. };
  156. int rc;
  157. __be64 mac_mask = cpu_to_be64(MLX4_MAC_MASK << 16);
  158. if (spec_tcp_udp.id >= MLX4_NET_TRANS_RULE_NUM) {
  159. en_warn(priv, "RFS: ignoring unsupported ip protocol (%d)\n",
  160. filter->ip_proto);
  161. goto ignore;
  162. }
  163. list_add_tail(&spec_eth.list, &rule.list);
  164. list_add_tail(&spec_ip.list, &rule.list);
  165. list_add_tail(&spec_tcp_udp.list, &rule.list);
  166. rule.qpn = priv->rss_map.qps[filter->rxq_index].qpn;
  167. memcpy(spec_eth.eth.dst_mac, priv->dev->dev_addr, ETH_ALEN);
  168. memcpy(spec_eth.eth.dst_mac_msk, &mac_mask, ETH_ALEN);
  169. filter->activated = 0;
  170. if (filter->reg_id) {
  171. rc = mlx4_flow_detach(priv->mdev->dev, filter->reg_id);
  172. if (rc && rc != -ENOENT)
  173. en_err(priv, "Error detaching flow. rc = %d\n", rc);
  174. }
  175. rc = mlx4_flow_attach(priv->mdev->dev, &rule, &filter->reg_id);
  176. if (rc)
  177. en_err(priv, "Error attaching flow. err = %d\n", rc);
  178. ignore:
  179. mlx4_en_filter_rfs_expire(priv);
  180. filter->activated = 1;
  181. }
  182. static inline struct hlist_head *
  183. filter_hash_bucket(struct mlx4_en_priv *priv, __be32 src_ip, __be32 dst_ip,
  184. __be16 src_port, __be16 dst_port)
  185. {
  186. unsigned long l;
  187. int bucket_idx;
  188. l = (__force unsigned long)src_port |
  189. ((__force unsigned long)dst_port << 2);
  190. l ^= (__force unsigned long)(src_ip ^ dst_ip);
  191. bucket_idx = hash_long(l, MLX4_EN_FILTER_HASH_SHIFT);
  192. return &priv->filter_hash[bucket_idx];
  193. }
  194. static struct mlx4_en_filter *
  195. mlx4_en_filter_alloc(struct mlx4_en_priv *priv, int rxq_index, __be32 src_ip,
  196. __be32 dst_ip, u8 ip_proto, __be16 src_port,
  197. __be16 dst_port, u32 flow_id)
  198. {
  199. struct mlx4_en_filter *filter = NULL;
  200. filter = kzalloc(sizeof(struct mlx4_en_filter), GFP_ATOMIC);
  201. if (!filter)
  202. return NULL;
  203. filter->priv = priv;
  204. filter->rxq_index = rxq_index;
  205. INIT_WORK(&filter->work, mlx4_en_filter_work);
  206. filter->src_ip = src_ip;
  207. filter->dst_ip = dst_ip;
  208. filter->ip_proto = ip_proto;
  209. filter->src_port = src_port;
  210. filter->dst_port = dst_port;
  211. filter->flow_id = flow_id;
  212. filter->id = priv->last_filter_id++ % RPS_NO_FILTER;
  213. list_add_tail(&filter->next, &priv->filters);
  214. hlist_add_head(&filter->filter_chain,
  215. filter_hash_bucket(priv, src_ip, dst_ip, src_port,
  216. dst_port));
  217. return filter;
  218. }
  219. static void mlx4_en_filter_free(struct mlx4_en_filter *filter)
  220. {
  221. struct mlx4_en_priv *priv = filter->priv;
  222. int rc;
  223. list_del(&filter->next);
  224. rc = mlx4_flow_detach(priv->mdev->dev, filter->reg_id);
  225. if (rc && rc != -ENOENT)
  226. en_err(priv, "Error detaching flow. rc = %d\n", rc);
  227. kfree(filter);
  228. }
  229. static inline struct mlx4_en_filter *
  230. mlx4_en_filter_find(struct mlx4_en_priv *priv, __be32 src_ip, __be32 dst_ip,
  231. u8 ip_proto, __be16 src_port, __be16 dst_port)
  232. {
  233. struct mlx4_en_filter *filter;
  234. struct mlx4_en_filter *ret = NULL;
  235. hlist_for_each_entry(filter,
  236. filter_hash_bucket(priv, src_ip, dst_ip,
  237. src_port, dst_port),
  238. filter_chain) {
  239. if (filter->src_ip == src_ip &&
  240. filter->dst_ip == dst_ip &&
  241. filter->ip_proto == ip_proto &&
  242. filter->src_port == src_port &&
  243. filter->dst_port == dst_port) {
  244. ret = filter;
  245. break;
  246. }
  247. }
  248. return ret;
  249. }
  250. static int
  251. mlx4_en_filter_rfs(struct net_device *net_dev, const struct sk_buff *skb,
  252. u16 rxq_index, u32 flow_id)
  253. {
  254. struct mlx4_en_priv *priv = netdev_priv(net_dev);
  255. struct mlx4_en_filter *filter;
  256. const struct iphdr *ip;
  257. const __be16 *ports;
  258. u8 ip_proto;
  259. __be32 src_ip;
  260. __be32 dst_ip;
  261. __be16 src_port;
  262. __be16 dst_port;
  263. int nhoff = skb_network_offset(skb);
  264. int ret = 0;
  265. if (skb->protocol != htons(ETH_P_IP))
  266. return -EPROTONOSUPPORT;
  267. ip = (const struct iphdr *)(skb->data + nhoff);
  268. if (ip_is_fragment(ip))
  269. return -EPROTONOSUPPORT;
  270. if ((ip->protocol != IPPROTO_TCP) && (ip->protocol != IPPROTO_UDP))
  271. return -EPROTONOSUPPORT;
  272. ports = (const __be16 *)(skb->data + nhoff + 4 * ip->ihl);
  273. ip_proto = ip->protocol;
  274. src_ip = ip->saddr;
  275. dst_ip = ip->daddr;
  276. src_port = ports[0];
  277. dst_port = ports[1];
  278. spin_lock_bh(&priv->filters_lock);
  279. filter = mlx4_en_filter_find(priv, src_ip, dst_ip, ip_proto,
  280. src_port, dst_port);
  281. if (filter) {
  282. if (filter->rxq_index == rxq_index)
  283. goto out;
  284. filter->rxq_index = rxq_index;
  285. } else {
  286. filter = mlx4_en_filter_alloc(priv, rxq_index,
  287. src_ip, dst_ip, ip_proto,
  288. src_port, dst_port, flow_id);
  289. if (!filter) {
  290. ret = -ENOMEM;
  291. goto err;
  292. }
  293. }
  294. queue_work(priv->mdev->workqueue, &filter->work);
  295. out:
  296. ret = filter->id;
  297. err:
  298. spin_unlock_bh(&priv->filters_lock);
  299. return ret;
  300. }
  301. void mlx4_en_cleanup_filters(struct mlx4_en_priv *priv)
  302. {
  303. struct mlx4_en_filter *filter, *tmp;
  304. LIST_HEAD(del_list);
  305. spin_lock_bh(&priv->filters_lock);
  306. list_for_each_entry_safe(filter, tmp, &priv->filters, next) {
  307. list_move(&filter->next, &del_list);
  308. hlist_del(&filter->filter_chain);
  309. }
  310. spin_unlock_bh(&priv->filters_lock);
  311. list_for_each_entry_safe(filter, tmp, &del_list, next) {
  312. cancel_work_sync(&filter->work);
  313. mlx4_en_filter_free(filter);
  314. }
  315. }
  316. static void mlx4_en_filter_rfs_expire(struct mlx4_en_priv *priv)
  317. {
  318. struct mlx4_en_filter *filter = NULL, *tmp, *last_filter = NULL;
  319. LIST_HEAD(del_list);
  320. int i = 0;
  321. spin_lock_bh(&priv->filters_lock);
  322. list_for_each_entry_safe(filter, tmp, &priv->filters, next) {
  323. if (i > MLX4_EN_FILTER_EXPIRY_QUOTA)
  324. break;
  325. if (filter->activated &&
  326. !work_pending(&filter->work) &&
  327. rps_may_expire_flow(priv->dev,
  328. filter->rxq_index, filter->flow_id,
  329. filter->id)) {
  330. list_move(&filter->next, &del_list);
  331. hlist_del(&filter->filter_chain);
  332. } else
  333. last_filter = filter;
  334. i++;
  335. }
  336. if (last_filter && (&last_filter->next != priv->filters.next))
  337. list_move(&priv->filters, &last_filter->next);
  338. spin_unlock_bh(&priv->filters_lock);
  339. list_for_each_entry_safe(filter, tmp, &del_list, next)
  340. mlx4_en_filter_free(filter);
  341. }
  342. #endif
  343. static int mlx4_en_vlan_rx_add_vid(struct net_device *dev,
  344. __be16 proto, u16 vid)
  345. {
  346. struct mlx4_en_priv *priv = netdev_priv(dev);
  347. struct mlx4_en_dev *mdev = priv->mdev;
  348. int err;
  349. int idx;
  350. en_dbg(HW, priv, "adding VLAN:%d\n", vid);
  351. set_bit(vid, priv->active_vlans);
  352. /* Add VID to port VLAN filter */
  353. mutex_lock(&mdev->state_lock);
  354. if (mdev->device_up && priv->port_up) {
  355. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  356. if (err)
  357. en_err(priv, "Failed configuring VLAN filter\n");
  358. }
  359. if (mlx4_register_vlan(mdev->dev, priv->port, vid, &idx))
  360. en_dbg(HW, priv, "failed adding vlan %d\n", vid);
  361. mutex_unlock(&mdev->state_lock);
  362. return 0;
  363. }
  364. static int mlx4_en_vlan_rx_kill_vid(struct net_device *dev,
  365. __be16 proto, u16 vid)
  366. {
  367. struct mlx4_en_priv *priv = netdev_priv(dev);
  368. struct mlx4_en_dev *mdev = priv->mdev;
  369. int err;
  370. en_dbg(HW, priv, "Killing VID:%d\n", vid);
  371. clear_bit(vid, priv->active_vlans);
  372. /* Remove VID from port VLAN filter */
  373. mutex_lock(&mdev->state_lock);
  374. mlx4_unregister_vlan(mdev->dev, priv->port, vid);
  375. if (mdev->device_up && priv->port_up) {
  376. err = mlx4_SET_VLAN_FLTR(mdev->dev, priv);
  377. if (err)
  378. en_err(priv, "Failed configuring VLAN filter\n");
  379. }
  380. mutex_unlock(&mdev->state_lock);
  381. return 0;
  382. }
  383. static void mlx4_en_u64_to_mac(unsigned char dst_mac[ETH_ALEN + 2], u64 src_mac)
  384. {
  385. int i;
  386. for (i = ETH_ALEN - 1; i >= 0; --i) {
  387. dst_mac[i] = src_mac & 0xff;
  388. src_mac >>= 8;
  389. }
  390. memset(&dst_mac[ETH_ALEN], 0, 2);
  391. }
  392. static int mlx4_en_tunnel_steer_add(struct mlx4_en_priv *priv, unsigned char *addr,
  393. int qpn, u64 *reg_id)
  394. {
  395. int err;
  396. if (priv->mdev->dev->caps.tunnel_offload_mode != MLX4_TUNNEL_OFFLOAD_MODE_VXLAN ||
  397. priv->mdev->dev->caps.dmfs_high_steer_mode == MLX4_STEERING_DMFS_A0_STATIC)
  398. return 0; /* do nothing */
  399. err = mlx4_tunnel_steer_add(priv->mdev->dev, addr, priv->port, qpn,
  400. MLX4_DOMAIN_NIC, reg_id);
  401. if (err) {
  402. en_err(priv, "failed to add vxlan steering rule, err %d\n", err);
  403. return err;
  404. }
  405. en_dbg(DRV, priv, "added vxlan steering rule, mac %pM reg_id %llx\n", addr, *reg_id);
  406. return 0;
  407. }
  408. static int mlx4_en_uc_steer_add(struct mlx4_en_priv *priv,
  409. unsigned char *mac, int *qpn, u64 *reg_id)
  410. {
  411. struct mlx4_en_dev *mdev = priv->mdev;
  412. struct mlx4_dev *dev = mdev->dev;
  413. int err;
  414. switch (dev->caps.steering_mode) {
  415. case MLX4_STEERING_MODE_B0: {
  416. struct mlx4_qp qp;
  417. u8 gid[16] = {0};
  418. qp.qpn = *qpn;
  419. memcpy(&gid[10], mac, ETH_ALEN);
  420. gid[5] = priv->port;
  421. err = mlx4_unicast_attach(dev, &qp, gid, 0, MLX4_PROT_ETH);
  422. break;
  423. }
  424. case MLX4_STEERING_MODE_DEVICE_MANAGED: {
  425. struct mlx4_spec_list spec_eth = { {NULL} };
  426. __be64 mac_mask = cpu_to_be64(MLX4_MAC_MASK << 16);
  427. struct mlx4_net_trans_rule rule = {
  428. .queue_mode = MLX4_NET_TRANS_Q_FIFO,
  429. .exclusive = 0,
  430. .allow_loopback = 1,
  431. .promisc_mode = MLX4_FS_REGULAR,
  432. .priority = MLX4_DOMAIN_NIC,
  433. };
  434. rule.port = priv->port;
  435. rule.qpn = *qpn;
  436. INIT_LIST_HEAD(&rule.list);
  437. spec_eth.id = MLX4_NET_TRANS_RULE_ID_ETH;
  438. memcpy(spec_eth.eth.dst_mac, mac, ETH_ALEN);
  439. memcpy(spec_eth.eth.dst_mac_msk, &mac_mask, ETH_ALEN);
  440. list_add_tail(&spec_eth.list, &rule.list);
  441. err = mlx4_flow_attach(dev, &rule, reg_id);
  442. break;
  443. }
  444. default:
  445. return -EINVAL;
  446. }
  447. if (err)
  448. en_warn(priv, "Failed Attaching Unicast\n");
  449. return err;
  450. }
  451. static void mlx4_en_uc_steer_release(struct mlx4_en_priv *priv,
  452. unsigned char *mac, int qpn, u64 reg_id)
  453. {
  454. struct mlx4_en_dev *mdev = priv->mdev;
  455. struct mlx4_dev *dev = mdev->dev;
  456. switch (dev->caps.steering_mode) {
  457. case MLX4_STEERING_MODE_B0: {
  458. struct mlx4_qp qp;
  459. u8 gid[16] = {0};
  460. qp.qpn = qpn;
  461. memcpy(&gid[10], mac, ETH_ALEN);
  462. gid[5] = priv->port;
  463. mlx4_unicast_detach(dev, &qp, gid, MLX4_PROT_ETH);
  464. break;
  465. }
  466. case MLX4_STEERING_MODE_DEVICE_MANAGED: {
  467. mlx4_flow_detach(dev, reg_id);
  468. break;
  469. }
  470. default:
  471. en_err(priv, "Invalid steering mode.\n");
  472. }
  473. }
  474. static int mlx4_en_get_qp(struct mlx4_en_priv *priv)
  475. {
  476. struct mlx4_en_dev *mdev = priv->mdev;
  477. struct mlx4_dev *dev = mdev->dev;
  478. struct mlx4_mac_entry *entry;
  479. int index = 0;
  480. int err = 0;
  481. u64 reg_id = 0;
  482. int *qpn = &priv->base_qpn;
  483. u64 mac = mlx4_mac_to_u64(priv->dev->dev_addr);
  484. en_dbg(DRV, priv, "Registering MAC: %pM for adding\n",
  485. priv->dev->dev_addr);
  486. index = mlx4_register_mac(dev, priv->port, mac);
  487. if (index < 0) {
  488. err = index;
  489. en_err(priv, "Failed adding MAC: %pM\n",
  490. priv->dev->dev_addr);
  491. return err;
  492. }
  493. if (dev->caps.steering_mode == MLX4_STEERING_MODE_A0) {
  494. int base_qpn = mlx4_get_base_qpn(dev, priv->port);
  495. *qpn = base_qpn + index;
  496. return 0;
  497. }
  498. err = mlx4_qp_reserve_range(dev, 1, 1, qpn, MLX4_RESERVE_A0_QP);
  499. en_dbg(DRV, priv, "Reserved qp %d\n", *qpn);
  500. if (err) {
  501. en_err(priv, "Failed to reserve qp for mac registration\n");
  502. goto qp_err;
  503. }
  504. err = mlx4_en_uc_steer_add(priv, priv->dev->dev_addr, qpn, &reg_id);
  505. if (err)
  506. goto steer_err;
  507. err = mlx4_en_tunnel_steer_add(priv, priv->dev->dev_addr, *qpn,
  508. &priv->tunnel_reg_id);
  509. if (err)
  510. goto tunnel_err;
  511. entry = kmalloc(sizeof(*entry), GFP_KERNEL);
  512. if (!entry) {
  513. err = -ENOMEM;
  514. goto alloc_err;
  515. }
  516. memcpy(entry->mac, priv->dev->dev_addr, sizeof(entry->mac));
  517. memcpy(priv->current_mac, entry->mac, sizeof(priv->current_mac));
  518. entry->reg_id = reg_id;
  519. hlist_add_head_rcu(&entry->hlist,
  520. &priv->mac_hash[entry->mac[MLX4_EN_MAC_HASH_IDX]]);
  521. return 0;
  522. alloc_err:
  523. if (priv->tunnel_reg_id)
  524. mlx4_flow_detach(priv->mdev->dev, priv->tunnel_reg_id);
  525. tunnel_err:
  526. mlx4_en_uc_steer_release(priv, priv->dev->dev_addr, *qpn, reg_id);
  527. steer_err:
  528. mlx4_qp_release_range(dev, *qpn, 1);
  529. qp_err:
  530. mlx4_unregister_mac(dev, priv->port, mac);
  531. return err;
  532. }
  533. static void mlx4_en_put_qp(struct mlx4_en_priv *priv)
  534. {
  535. struct mlx4_en_dev *mdev = priv->mdev;
  536. struct mlx4_dev *dev = mdev->dev;
  537. int qpn = priv->base_qpn;
  538. u64 mac;
  539. if (dev->caps.steering_mode == MLX4_STEERING_MODE_A0) {
  540. mac = mlx4_mac_to_u64(priv->dev->dev_addr);
  541. en_dbg(DRV, priv, "Registering MAC: %pM for deleting\n",
  542. priv->dev->dev_addr);
  543. mlx4_unregister_mac(dev, priv->port, mac);
  544. } else {
  545. struct mlx4_mac_entry *entry;
  546. struct hlist_node *tmp;
  547. struct hlist_head *bucket;
  548. unsigned int i;
  549. for (i = 0; i < MLX4_EN_MAC_HASH_SIZE; ++i) {
  550. bucket = &priv->mac_hash[i];
  551. hlist_for_each_entry_safe(entry, tmp, bucket, hlist) {
  552. mac = mlx4_mac_to_u64(entry->mac);
  553. en_dbg(DRV, priv, "Registering MAC: %pM for deleting\n",
  554. entry->mac);
  555. mlx4_en_uc_steer_release(priv, entry->mac,
  556. qpn, entry->reg_id);
  557. mlx4_unregister_mac(dev, priv->port, mac);
  558. hlist_del_rcu(&entry->hlist);
  559. kfree_rcu(entry, rcu);
  560. }
  561. }
  562. if (priv->tunnel_reg_id) {
  563. mlx4_flow_detach(priv->mdev->dev, priv->tunnel_reg_id);
  564. priv->tunnel_reg_id = 0;
  565. }
  566. en_dbg(DRV, priv, "Releasing qp: port %d, qpn %d\n",
  567. priv->port, qpn);
  568. mlx4_qp_release_range(dev, qpn, 1);
  569. priv->flags &= ~MLX4_EN_FLAG_FORCE_PROMISC;
  570. }
  571. }
  572. static int mlx4_en_replace_mac(struct mlx4_en_priv *priv, int qpn,
  573. unsigned char *new_mac, unsigned char *prev_mac)
  574. {
  575. struct mlx4_en_dev *mdev = priv->mdev;
  576. struct mlx4_dev *dev = mdev->dev;
  577. int err = 0;
  578. u64 new_mac_u64 = mlx4_mac_to_u64(new_mac);
  579. if (dev->caps.steering_mode != MLX4_STEERING_MODE_A0) {
  580. struct hlist_head *bucket;
  581. unsigned int mac_hash;
  582. struct mlx4_mac_entry *entry;
  583. struct hlist_node *tmp;
  584. u64 prev_mac_u64 = mlx4_mac_to_u64(prev_mac);
  585. bucket = &priv->mac_hash[prev_mac[MLX4_EN_MAC_HASH_IDX]];
  586. hlist_for_each_entry_safe(entry, tmp, bucket, hlist) {
  587. if (ether_addr_equal_64bits(entry->mac, prev_mac)) {
  588. mlx4_en_uc_steer_release(priv, entry->mac,
  589. qpn, entry->reg_id);
  590. mlx4_unregister_mac(dev, priv->port,
  591. prev_mac_u64);
  592. hlist_del_rcu(&entry->hlist);
  593. synchronize_rcu();
  594. memcpy(entry->mac, new_mac, ETH_ALEN);
  595. entry->reg_id = 0;
  596. mac_hash = new_mac[MLX4_EN_MAC_HASH_IDX];
  597. hlist_add_head_rcu(&entry->hlist,
  598. &priv->mac_hash[mac_hash]);
  599. mlx4_register_mac(dev, priv->port, new_mac_u64);
  600. err = mlx4_en_uc_steer_add(priv, new_mac,
  601. &qpn,
  602. &entry->reg_id);
  603. if (err)
  604. return err;
  605. if (priv->tunnel_reg_id) {
  606. mlx4_flow_detach(priv->mdev->dev, priv->tunnel_reg_id);
  607. priv->tunnel_reg_id = 0;
  608. }
  609. err = mlx4_en_tunnel_steer_add(priv, new_mac, qpn,
  610. &priv->tunnel_reg_id);
  611. return err;
  612. }
  613. }
  614. return -EINVAL;
  615. }
  616. return __mlx4_replace_mac(dev, priv->port, qpn, new_mac_u64);
  617. }
  618. static int mlx4_en_do_set_mac(struct mlx4_en_priv *priv,
  619. unsigned char new_mac[ETH_ALEN + 2])
  620. {
  621. int err = 0;
  622. if (priv->port_up) {
  623. /* Remove old MAC and insert the new one */
  624. err = mlx4_en_replace_mac(priv, priv->base_qpn,
  625. new_mac, priv->current_mac);
  626. if (err)
  627. en_err(priv, "Failed changing HW MAC address\n");
  628. } else
  629. en_dbg(HW, priv, "Port is down while registering mac, exiting...\n");
  630. if (!err)
  631. memcpy(priv->current_mac, new_mac, sizeof(priv->current_mac));
  632. return err;
  633. }
  634. static int mlx4_en_set_mac(struct net_device *dev, void *addr)
  635. {
  636. struct mlx4_en_priv *priv = netdev_priv(dev);
  637. struct mlx4_en_dev *mdev = priv->mdev;
  638. struct sockaddr *saddr = addr;
  639. unsigned char new_mac[ETH_ALEN + 2];
  640. int err;
  641. if (!is_valid_ether_addr(saddr->sa_data))
  642. return -EADDRNOTAVAIL;
  643. mutex_lock(&mdev->state_lock);
  644. memcpy(new_mac, saddr->sa_data, ETH_ALEN);
  645. err = mlx4_en_do_set_mac(priv, new_mac);
  646. if (!err)
  647. memcpy(dev->dev_addr, saddr->sa_data, ETH_ALEN);
  648. mutex_unlock(&mdev->state_lock);
  649. return err;
  650. }
  651. static void mlx4_en_clear_list(struct net_device *dev)
  652. {
  653. struct mlx4_en_priv *priv = netdev_priv(dev);
  654. struct mlx4_en_mc_list *tmp, *mc_to_del;
  655. list_for_each_entry_safe(mc_to_del, tmp, &priv->mc_list, list) {
  656. list_del(&mc_to_del->list);
  657. kfree(mc_to_del);
  658. }
  659. }
  660. static void mlx4_en_cache_mclist(struct net_device *dev)
  661. {
  662. struct mlx4_en_priv *priv = netdev_priv(dev);
  663. struct netdev_hw_addr *ha;
  664. struct mlx4_en_mc_list *tmp;
  665. mlx4_en_clear_list(dev);
  666. netdev_for_each_mc_addr(ha, dev) {
  667. tmp = kzalloc(sizeof(struct mlx4_en_mc_list), GFP_ATOMIC);
  668. if (!tmp) {
  669. mlx4_en_clear_list(dev);
  670. return;
  671. }
  672. memcpy(tmp->addr, ha->addr, ETH_ALEN);
  673. list_add_tail(&tmp->list, &priv->mc_list);
  674. }
  675. }
  676. static void update_mclist_flags(struct mlx4_en_priv *priv,
  677. struct list_head *dst,
  678. struct list_head *src)
  679. {
  680. struct mlx4_en_mc_list *dst_tmp, *src_tmp, *new_mc;
  681. bool found;
  682. /* Find all the entries that should be removed from dst,
  683. * These are the entries that are not found in src
  684. */
  685. list_for_each_entry(dst_tmp, dst, list) {
  686. found = false;
  687. list_for_each_entry(src_tmp, src, list) {
  688. if (ether_addr_equal(dst_tmp->addr, src_tmp->addr)) {
  689. found = true;
  690. break;
  691. }
  692. }
  693. if (!found)
  694. dst_tmp->action = MCLIST_REM;
  695. }
  696. /* Add entries that exist in src but not in dst
  697. * mark them as need to add
  698. */
  699. list_for_each_entry(src_tmp, src, list) {
  700. found = false;
  701. list_for_each_entry(dst_tmp, dst, list) {
  702. if (ether_addr_equal(dst_tmp->addr, src_tmp->addr)) {
  703. dst_tmp->action = MCLIST_NONE;
  704. found = true;
  705. break;
  706. }
  707. }
  708. if (!found) {
  709. new_mc = kmemdup(src_tmp,
  710. sizeof(struct mlx4_en_mc_list),
  711. GFP_KERNEL);
  712. if (!new_mc)
  713. return;
  714. new_mc->action = MCLIST_ADD;
  715. list_add_tail(&new_mc->list, dst);
  716. }
  717. }
  718. }
  719. static void mlx4_en_set_rx_mode(struct net_device *dev)
  720. {
  721. struct mlx4_en_priv *priv = netdev_priv(dev);
  722. if (!priv->port_up)
  723. return;
  724. queue_work(priv->mdev->workqueue, &priv->rx_mode_task);
  725. }
  726. static void mlx4_en_set_promisc_mode(struct mlx4_en_priv *priv,
  727. struct mlx4_en_dev *mdev)
  728. {
  729. int err = 0;
  730. if (!(priv->flags & MLX4_EN_FLAG_PROMISC)) {
  731. if (netif_msg_rx_status(priv))
  732. en_warn(priv, "Entering promiscuous mode\n");
  733. priv->flags |= MLX4_EN_FLAG_PROMISC;
  734. /* Enable promiscouos mode */
  735. switch (mdev->dev->caps.steering_mode) {
  736. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  737. err = mlx4_flow_steer_promisc_add(mdev->dev,
  738. priv->port,
  739. priv->base_qpn,
  740. MLX4_FS_ALL_DEFAULT);
  741. if (err)
  742. en_err(priv, "Failed enabling promiscuous mode\n");
  743. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  744. break;
  745. case MLX4_STEERING_MODE_B0:
  746. err = mlx4_unicast_promisc_add(mdev->dev,
  747. priv->base_qpn,
  748. priv->port);
  749. if (err)
  750. en_err(priv, "Failed enabling unicast promiscuous mode\n");
  751. /* Add the default qp number as multicast
  752. * promisc
  753. */
  754. if (!(priv->flags & MLX4_EN_FLAG_MC_PROMISC)) {
  755. err = mlx4_multicast_promisc_add(mdev->dev,
  756. priv->base_qpn,
  757. priv->port);
  758. if (err)
  759. en_err(priv, "Failed enabling multicast promiscuous mode\n");
  760. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  761. }
  762. break;
  763. case MLX4_STEERING_MODE_A0:
  764. err = mlx4_SET_PORT_qpn_calc(mdev->dev,
  765. priv->port,
  766. priv->base_qpn,
  767. 1);
  768. if (err)
  769. en_err(priv, "Failed enabling promiscuous mode\n");
  770. break;
  771. }
  772. /* Disable port multicast filter (unconditionally) */
  773. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  774. 0, MLX4_MCAST_DISABLE);
  775. if (err)
  776. en_err(priv, "Failed disabling multicast filter\n");
  777. }
  778. }
  779. static void mlx4_en_clear_promisc_mode(struct mlx4_en_priv *priv,
  780. struct mlx4_en_dev *mdev)
  781. {
  782. int err = 0;
  783. if (netif_msg_rx_status(priv))
  784. en_warn(priv, "Leaving promiscuous mode\n");
  785. priv->flags &= ~MLX4_EN_FLAG_PROMISC;
  786. /* Disable promiscouos mode */
  787. switch (mdev->dev->caps.steering_mode) {
  788. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  789. err = mlx4_flow_steer_promisc_remove(mdev->dev,
  790. priv->port,
  791. MLX4_FS_ALL_DEFAULT);
  792. if (err)
  793. en_err(priv, "Failed disabling promiscuous mode\n");
  794. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  795. break;
  796. case MLX4_STEERING_MODE_B0:
  797. err = mlx4_unicast_promisc_remove(mdev->dev,
  798. priv->base_qpn,
  799. priv->port);
  800. if (err)
  801. en_err(priv, "Failed disabling unicast promiscuous mode\n");
  802. /* Disable Multicast promisc */
  803. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  804. err = mlx4_multicast_promisc_remove(mdev->dev,
  805. priv->base_qpn,
  806. priv->port);
  807. if (err)
  808. en_err(priv, "Failed disabling multicast promiscuous mode\n");
  809. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  810. }
  811. break;
  812. case MLX4_STEERING_MODE_A0:
  813. err = mlx4_SET_PORT_qpn_calc(mdev->dev,
  814. priv->port,
  815. priv->base_qpn, 0);
  816. if (err)
  817. en_err(priv, "Failed disabling promiscuous mode\n");
  818. break;
  819. }
  820. }
  821. static void mlx4_en_do_multicast(struct mlx4_en_priv *priv,
  822. struct net_device *dev,
  823. struct mlx4_en_dev *mdev)
  824. {
  825. struct mlx4_en_mc_list *mclist, *tmp;
  826. u64 mcast_addr = 0;
  827. u8 mc_list[16] = {0};
  828. int err = 0;
  829. /* Enable/disable the multicast filter according to IFF_ALLMULTI */
  830. if (dev->flags & IFF_ALLMULTI) {
  831. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  832. 0, MLX4_MCAST_DISABLE);
  833. if (err)
  834. en_err(priv, "Failed disabling multicast filter\n");
  835. /* Add the default qp number as multicast promisc */
  836. if (!(priv->flags & MLX4_EN_FLAG_MC_PROMISC)) {
  837. switch (mdev->dev->caps.steering_mode) {
  838. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  839. err = mlx4_flow_steer_promisc_add(mdev->dev,
  840. priv->port,
  841. priv->base_qpn,
  842. MLX4_FS_MC_DEFAULT);
  843. break;
  844. case MLX4_STEERING_MODE_B0:
  845. err = mlx4_multicast_promisc_add(mdev->dev,
  846. priv->base_qpn,
  847. priv->port);
  848. break;
  849. case MLX4_STEERING_MODE_A0:
  850. break;
  851. }
  852. if (err)
  853. en_err(priv, "Failed entering multicast promisc mode\n");
  854. priv->flags |= MLX4_EN_FLAG_MC_PROMISC;
  855. }
  856. } else {
  857. /* Disable Multicast promisc */
  858. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  859. switch (mdev->dev->caps.steering_mode) {
  860. case MLX4_STEERING_MODE_DEVICE_MANAGED:
  861. err = mlx4_flow_steer_promisc_remove(mdev->dev,
  862. priv->port,
  863. MLX4_FS_MC_DEFAULT);
  864. break;
  865. case MLX4_STEERING_MODE_B0:
  866. err = mlx4_multicast_promisc_remove(mdev->dev,
  867. priv->base_qpn,
  868. priv->port);
  869. break;
  870. case MLX4_STEERING_MODE_A0:
  871. break;
  872. }
  873. if (err)
  874. en_err(priv, "Failed disabling multicast promiscuous mode\n");
  875. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  876. }
  877. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  878. 0, MLX4_MCAST_DISABLE);
  879. if (err)
  880. en_err(priv, "Failed disabling multicast filter\n");
  881. /* Flush mcast filter and init it with broadcast address */
  882. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, ETH_BCAST,
  883. 1, MLX4_MCAST_CONFIG);
  884. /* Update multicast list - we cache all addresses so they won't
  885. * change while HW is updated holding the command semaphor */
  886. netif_addr_lock_bh(dev);
  887. mlx4_en_cache_mclist(dev);
  888. netif_addr_unlock_bh(dev);
  889. list_for_each_entry(mclist, &priv->mc_list, list) {
  890. mcast_addr = mlx4_mac_to_u64(mclist->addr);
  891. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port,
  892. mcast_addr, 0, MLX4_MCAST_CONFIG);
  893. }
  894. err = mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0,
  895. 0, MLX4_MCAST_ENABLE);
  896. if (err)
  897. en_err(priv, "Failed enabling multicast filter\n");
  898. update_mclist_flags(priv, &priv->curr_list, &priv->mc_list);
  899. list_for_each_entry_safe(mclist, tmp, &priv->curr_list, list) {
  900. if (mclist->action == MCLIST_REM) {
  901. /* detach this address and delete from list */
  902. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  903. mc_list[5] = priv->port;
  904. err = mlx4_multicast_detach(mdev->dev,
  905. &priv->rss_map.indir_qp,
  906. mc_list,
  907. MLX4_PROT_ETH,
  908. mclist->reg_id);
  909. if (err)
  910. en_err(priv, "Fail to detach multicast address\n");
  911. if (mclist->tunnel_reg_id) {
  912. err = mlx4_flow_detach(priv->mdev->dev, mclist->tunnel_reg_id);
  913. if (err)
  914. en_err(priv, "Failed to detach multicast address\n");
  915. }
  916. /* remove from list */
  917. list_del(&mclist->list);
  918. kfree(mclist);
  919. } else if (mclist->action == MCLIST_ADD) {
  920. /* attach the address */
  921. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  922. /* needed for B0 steering support */
  923. mc_list[5] = priv->port;
  924. err = mlx4_multicast_attach(mdev->dev,
  925. &priv->rss_map.indir_qp,
  926. mc_list,
  927. priv->port, 0,
  928. MLX4_PROT_ETH,
  929. &mclist->reg_id);
  930. if (err)
  931. en_err(priv, "Fail to attach multicast address\n");
  932. err = mlx4_en_tunnel_steer_add(priv, &mc_list[10], priv->base_qpn,
  933. &mclist->tunnel_reg_id);
  934. if (err)
  935. en_err(priv, "Failed to attach multicast address\n");
  936. }
  937. }
  938. }
  939. }
  940. static void mlx4_en_do_uc_filter(struct mlx4_en_priv *priv,
  941. struct net_device *dev,
  942. struct mlx4_en_dev *mdev)
  943. {
  944. struct netdev_hw_addr *ha;
  945. struct mlx4_mac_entry *entry;
  946. struct hlist_node *tmp;
  947. bool found;
  948. u64 mac;
  949. int err = 0;
  950. struct hlist_head *bucket;
  951. unsigned int i;
  952. int removed = 0;
  953. u32 prev_flags;
  954. /* Note that we do not need to protect our mac_hash traversal with rcu,
  955. * since all modification code is protected by mdev->state_lock
  956. */
  957. /* find what to remove */
  958. for (i = 0; i < MLX4_EN_MAC_HASH_SIZE; ++i) {
  959. bucket = &priv->mac_hash[i];
  960. hlist_for_each_entry_safe(entry, tmp, bucket, hlist) {
  961. found = false;
  962. netdev_for_each_uc_addr(ha, dev) {
  963. if (ether_addr_equal_64bits(entry->mac,
  964. ha->addr)) {
  965. found = true;
  966. break;
  967. }
  968. }
  969. /* MAC address of the port is not in uc list */
  970. if (ether_addr_equal_64bits(entry->mac,
  971. priv->current_mac))
  972. found = true;
  973. if (!found) {
  974. mac = mlx4_mac_to_u64(entry->mac);
  975. mlx4_en_uc_steer_release(priv, entry->mac,
  976. priv->base_qpn,
  977. entry->reg_id);
  978. mlx4_unregister_mac(mdev->dev, priv->port, mac);
  979. hlist_del_rcu(&entry->hlist);
  980. kfree_rcu(entry, rcu);
  981. en_dbg(DRV, priv, "Removed MAC %pM on port:%d\n",
  982. entry->mac, priv->port);
  983. ++removed;
  984. }
  985. }
  986. }
  987. /* if we didn't remove anything, there is no use in trying to add
  988. * again once we are in a forced promisc mode state
  989. */
  990. if ((priv->flags & MLX4_EN_FLAG_FORCE_PROMISC) && 0 == removed)
  991. return;
  992. prev_flags = priv->flags;
  993. priv->flags &= ~MLX4_EN_FLAG_FORCE_PROMISC;
  994. /* find what to add */
  995. netdev_for_each_uc_addr(ha, dev) {
  996. found = false;
  997. bucket = &priv->mac_hash[ha->addr[MLX4_EN_MAC_HASH_IDX]];
  998. hlist_for_each_entry(entry, bucket, hlist) {
  999. if (ether_addr_equal_64bits(entry->mac, ha->addr)) {
  1000. found = true;
  1001. break;
  1002. }
  1003. }
  1004. if (!found) {
  1005. entry = kmalloc(sizeof(*entry), GFP_KERNEL);
  1006. if (!entry) {
  1007. en_err(priv, "Failed adding MAC %pM on port:%d (out of memory)\n",
  1008. ha->addr, priv->port);
  1009. priv->flags |= MLX4_EN_FLAG_FORCE_PROMISC;
  1010. break;
  1011. }
  1012. mac = mlx4_mac_to_u64(ha->addr);
  1013. memcpy(entry->mac, ha->addr, ETH_ALEN);
  1014. err = mlx4_register_mac(mdev->dev, priv->port, mac);
  1015. if (err < 0) {
  1016. en_err(priv, "Failed registering MAC %pM on port %d: %d\n",
  1017. ha->addr, priv->port, err);
  1018. kfree(entry);
  1019. priv->flags |= MLX4_EN_FLAG_FORCE_PROMISC;
  1020. break;
  1021. }
  1022. err = mlx4_en_uc_steer_add(priv, ha->addr,
  1023. &priv->base_qpn,
  1024. &entry->reg_id);
  1025. if (err) {
  1026. en_err(priv, "Failed adding MAC %pM on port %d: %d\n",
  1027. ha->addr, priv->port, err);
  1028. mlx4_unregister_mac(mdev->dev, priv->port, mac);
  1029. kfree(entry);
  1030. priv->flags |= MLX4_EN_FLAG_FORCE_PROMISC;
  1031. break;
  1032. } else {
  1033. unsigned int mac_hash;
  1034. en_dbg(DRV, priv, "Added MAC %pM on port:%d\n",
  1035. ha->addr, priv->port);
  1036. mac_hash = ha->addr[MLX4_EN_MAC_HASH_IDX];
  1037. bucket = &priv->mac_hash[mac_hash];
  1038. hlist_add_head_rcu(&entry->hlist, bucket);
  1039. }
  1040. }
  1041. }
  1042. if (priv->flags & MLX4_EN_FLAG_FORCE_PROMISC) {
  1043. en_warn(priv, "Forcing promiscuous mode on port:%d\n",
  1044. priv->port);
  1045. } else if (prev_flags & MLX4_EN_FLAG_FORCE_PROMISC) {
  1046. en_warn(priv, "Stop forcing promiscuous mode on port:%d\n",
  1047. priv->port);
  1048. }
  1049. }
  1050. static void mlx4_en_do_set_rx_mode(struct work_struct *work)
  1051. {
  1052. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1053. rx_mode_task);
  1054. struct mlx4_en_dev *mdev = priv->mdev;
  1055. struct net_device *dev = priv->dev;
  1056. mutex_lock(&mdev->state_lock);
  1057. if (!mdev->device_up) {
  1058. en_dbg(HW, priv, "Card is not up, ignoring rx mode change.\n");
  1059. goto out;
  1060. }
  1061. if (!priv->port_up) {
  1062. en_dbg(HW, priv, "Port is down, ignoring rx mode change.\n");
  1063. goto out;
  1064. }
  1065. if (!netif_carrier_ok(dev)) {
  1066. if (!mlx4_en_QUERY_PORT(mdev, priv->port)) {
  1067. if (priv->port_state.link_state) {
  1068. priv->last_link_state = MLX4_DEV_EVENT_PORT_UP;
  1069. netif_carrier_on(dev);
  1070. en_dbg(LINK, priv, "Link Up\n");
  1071. }
  1072. }
  1073. }
  1074. if (dev->priv_flags & IFF_UNICAST_FLT)
  1075. mlx4_en_do_uc_filter(priv, dev, mdev);
  1076. /* Promsicuous mode: disable all filters */
  1077. if ((dev->flags & IFF_PROMISC) ||
  1078. (priv->flags & MLX4_EN_FLAG_FORCE_PROMISC)) {
  1079. mlx4_en_set_promisc_mode(priv, mdev);
  1080. goto out;
  1081. }
  1082. /* Not in promiscuous mode */
  1083. if (priv->flags & MLX4_EN_FLAG_PROMISC)
  1084. mlx4_en_clear_promisc_mode(priv, mdev);
  1085. mlx4_en_do_multicast(priv, dev, mdev);
  1086. out:
  1087. mutex_unlock(&mdev->state_lock);
  1088. }
  1089. #ifdef CONFIG_NET_POLL_CONTROLLER
  1090. static void mlx4_en_netpoll(struct net_device *dev)
  1091. {
  1092. struct mlx4_en_priv *priv = netdev_priv(dev);
  1093. struct mlx4_en_cq *cq;
  1094. int i;
  1095. for (i = 0; i < priv->rx_ring_num; i++) {
  1096. cq = priv->rx_cq[i];
  1097. napi_schedule(&cq->napi);
  1098. }
  1099. }
  1100. #endif
  1101. static void mlx4_en_tx_timeout(struct net_device *dev)
  1102. {
  1103. struct mlx4_en_priv *priv = netdev_priv(dev);
  1104. struct mlx4_en_dev *mdev = priv->mdev;
  1105. int i;
  1106. if (netif_msg_timer(priv))
  1107. en_warn(priv, "Tx timeout called on port:%d\n", priv->port);
  1108. for (i = 0; i < priv->tx_ring_num; i++) {
  1109. if (!netif_tx_queue_stopped(netdev_get_tx_queue(dev, i)))
  1110. continue;
  1111. en_warn(priv, "TX timeout on queue: %d, QP: 0x%x, CQ: 0x%x, Cons: 0x%x, Prod: 0x%x\n",
  1112. i, priv->tx_ring[i]->qpn, priv->tx_ring[i]->cqn,
  1113. priv->tx_ring[i]->cons, priv->tx_ring[i]->prod);
  1114. }
  1115. priv->port_stats.tx_timeout++;
  1116. en_dbg(DRV, priv, "Scheduling watchdog\n");
  1117. queue_work(mdev->workqueue, &priv->watchdog_task);
  1118. }
  1119. static struct net_device_stats *mlx4_en_get_stats(struct net_device *dev)
  1120. {
  1121. struct mlx4_en_priv *priv = netdev_priv(dev);
  1122. spin_lock_bh(&priv->stats_lock);
  1123. memcpy(&priv->ret_stats, &priv->stats, sizeof(priv->stats));
  1124. spin_unlock_bh(&priv->stats_lock);
  1125. return &priv->ret_stats;
  1126. }
  1127. static void mlx4_en_set_default_moderation(struct mlx4_en_priv *priv)
  1128. {
  1129. struct mlx4_en_cq *cq;
  1130. int i;
  1131. /* If we haven't received a specific coalescing setting
  1132. * (module param), we set the moderation parameters as follows:
  1133. * - moder_cnt is set to the number of mtu sized packets to
  1134. * satisfy our coalescing target.
  1135. * - moder_time is set to a fixed value.
  1136. */
  1137. priv->rx_frames = MLX4_EN_RX_COAL_TARGET;
  1138. priv->rx_usecs = MLX4_EN_RX_COAL_TIME;
  1139. priv->tx_frames = MLX4_EN_TX_COAL_PKTS;
  1140. priv->tx_usecs = MLX4_EN_TX_COAL_TIME;
  1141. en_dbg(INTR, priv, "Default coalesing params for mtu:%d - rx_frames:%d rx_usecs:%d\n",
  1142. priv->dev->mtu, priv->rx_frames, priv->rx_usecs);
  1143. /* Setup cq moderation params */
  1144. for (i = 0; i < priv->rx_ring_num; i++) {
  1145. cq = priv->rx_cq[i];
  1146. cq->moder_cnt = priv->rx_frames;
  1147. cq->moder_time = priv->rx_usecs;
  1148. priv->last_moder_time[i] = MLX4_EN_AUTO_CONF;
  1149. priv->last_moder_packets[i] = 0;
  1150. priv->last_moder_bytes[i] = 0;
  1151. }
  1152. for (i = 0; i < priv->tx_ring_num; i++) {
  1153. cq = priv->tx_cq[i];
  1154. cq->moder_cnt = priv->tx_frames;
  1155. cq->moder_time = priv->tx_usecs;
  1156. }
  1157. /* Reset auto-moderation params */
  1158. priv->pkt_rate_low = MLX4_EN_RX_RATE_LOW;
  1159. priv->rx_usecs_low = MLX4_EN_RX_COAL_TIME_LOW;
  1160. priv->pkt_rate_high = MLX4_EN_RX_RATE_HIGH;
  1161. priv->rx_usecs_high = MLX4_EN_RX_COAL_TIME_HIGH;
  1162. priv->sample_interval = MLX4_EN_SAMPLE_INTERVAL;
  1163. priv->adaptive_rx_coal = 1;
  1164. priv->last_moder_jiffies = 0;
  1165. priv->last_moder_tx_packets = 0;
  1166. }
  1167. static void mlx4_en_auto_moderation(struct mlx4_en_priv *priv)
  1168. {
  1169. unsigned long period = (unsigned long) (jiffies - priv->last_moder_jiffies);
  1170. struct mlx4_en_cq *cq;
  1171. unsigned long packets;
  1172. unsigned long rate;
  1173. unsigned long avg_pkt_size;
  1174. unsigned long rx_packets;
  1175. unsigned long rx_bytes;
  1176. unsigned long rx_pkt_diff;
  1177. int moder_time;
  1178. int ring, err;
  1179. if (!priv->adaptive_rx_coal || period < priv->sample_interval * HZ)
  1180. return;
  1181. for (ring = 0; ring < priv->rx_ring_num; ring++) {
  1182. spin_lock_bh(&priv->stats_lock);
  1183. rx_packets = priv->rx_ring[ring]->packets;
  1184. rx_bytes = priv->rx_ring[ring]->bytes;
  1185. spin_unlock_bh(&priv->stats_lock);
  1186. rx_pkt_diff = ((unsigned long) (rx_packets -
  1187. priv->last_moder_packets[ring]));
  1188. packets = rx_pkt_diff;
  1189. rate = packets * HZ / period;
  1190. avg_pkt_size = packets ? ((unsigned long) (rx_bytes -
  1191. priv->last_moder_bytes[ring])) / packets : 0;
  1192. /* Apply auto-moderation only when packet rate
  1193. * exceeds a rate that it matters */
  1194. if (rate > (MLX4_EN_RX_RATE_THRESH / priv->rx_ring_num) &&
  1195. avg_pkt_size > MLX4_EN_AVG_PKT_SMALL) {
  1196. if (rate < priv->pkt_rate_low)
  1197. moder_time = priv->rx_usecs_low;
  1198. else if (rate > priv->pkt_rate_high)
  1199. moder_time = priv->rx_usecs_high;
  1200. else
  1201. moder_time = (rate - priv->pkt_rate_low) *
  1202. (priv->rx_usecs_high - priv->rx_usecs_low) /
  1203. (priv->pkt_rate_high - priv->pkt_rate_low) +
  1204. priv->rx_usecs_low;
  1205. } else {
  1206. moder_time = priv->rx_usecs_low;
  1207. }
  1208. if (moder_time != priv->last_moder_time[ring]) {
  1209. priv->last_moder_time[ring] = moder_time;
  1210. cq = priv->rx_cq[ring];
  1211. cq->moder_time = moder_time;
  1212. cq->moder_cnt = priv->rx_frames;
  1213. err = mlx4_en_set_cq_moder(priv, cq);
  1214. if (err)
  1215. en_err(priv, "Failed modifying moderation for cq:%d\n",
  1216. ring);
  1217. }
  1218. priv->last_moder_packets[ring] = rx_packets;
  1219. priv->last_moder_bytes[ring] = rx_bytes;
  1220. }
  1221. priv->last_moder_jiffies = jiffies;
  1222. }
  1223. static void mlx4_en_do_get_stats(struct work_struct *work)
  1224. {
  1225. struct delayed_work *delay = to_delayed_work(work);
  1226. struct mlx4_en_priv *priv = container_of(delay, struct mlx4_en_priv,
  1227. stats_task);
  1228. struct mlx4_en_dev *mdev = priv->mdev;
  1229. int err;
  1230. mutex_lock(&mdev->state_lock);
  1231. if (mdev->device_up) {
  1232. if (priv->port_up) {
  1233. err = mlx4_en_DUMP_ETH_STATS(mdev, priv->port, 0);
  1234. if (err)
  1235. en_dbg(HW, priv, "Could not update stats\n");
  1236. mlx4_en_auto_moderation(priv);
  1237. }
  1238. queue_delayed_work(mdev->workqueue, &priv->stats_task, STATS_DELAY);
  1239. }
  1240. if (mdev->mac_removed[MLX4_MAX_PORTS + 1 - priv->port]) {
  1241. mlx4_en_do_set_mac(priv, priv->current_mac);
  1242. mdev->mac_removed[MLX4_MAX_PORTS + 1 - priv->port] = 0;
  1243. }
  1244. mutex_unlock(&mdev->state_lock);
  1245. }
  1246. /* mlx4_en_service_task - Run service task for tasks that needed to be done
  1247. * periodically
  1248. */
  1249. static void mlx4_en_service_task(struct work_struct *work)
  1250. {
  1251. struct delayed_work *delay = to_delayed_work(work);
  1252. struct mlx4_en_priv *priv = container_of(delay, struct mlx4_en_priv,
  1253. service_task);
  1254. struct mlx4_en_dev *mdev = priv->mdev;
  1255. mutex_lock(&mdev->state_lock);
  1256. if (mdev->device_up) {
  1257. if (mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_TS)
  1258. mlx4_en_ptp_overflow_check(mdev);
  1259. queue_delayed_work(mdev->workqueue, &priv->service_task,
  1260. SERVICE_TASK_DELAY);
  1261. }
  1262. mutex_unlock(&mdev->state_lock);
  1263. }
  1264. static void mlx4_en_linkstate(struct work_struct *work)
  1265. {
  1266. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1267. linkstate_task);
  1268. struct mlx4_en_dev *mdev = priv->mdev;
  1269. int linkstate = priv->link_state;
  1270. mutex_lock(&mdev->state_lock);
  1271. /* If observable port state changed set carrier state and
  1272. * report to system log */
  1273. if (priv->last_link_state != linkstate) {
  1274. if (linkstate == MLX4_DEV_EVENT_PORT_DOWN) {
  1275. en_info(priv, "Link Down\n");
  1276. netif_carrier_off(priv->dev);
  1277. } else {
  1278. en_info(priv, "Link Up\n");
  1279. netif_carrier_on(priv->dev);
  1280. }
  1281. }
  1282. priv->last_link_state = linkstate;
  1283. mutex_unlock(&mdev->state_lock);
  1284. }
  1285. static int mlx4_en_init_affinity_hint(struct mlx4_en_priv *priv, int ring_idx)
  1286. {
  1287. struct mlx4_en_rx_ring *ring = priv->rx_ring[ring_idx];
  1288. int numa_node = priv->mdev->dev->numa_node;
  1289. int ret = 0;
  1290. if (!zalloc_cpumask_var(&ring->affinity_mask, GFP_KERNEL))
  1291. return -ENOMEM;
  1292. ret = cpumask_set_cpu_local_first(ring_idx, numa_node,
  1293. ring->affinity_mask);
  1294. if (ret)
  1295. free_cpumask_var(ring->affinity_mask);
  1296. return ret;
  1297. }
  1298. static void mlx4_en_free_affinity_hint(struct mlx4_en_priv *priv, int ring_idx)
  1299. {
  1300. free_cpumask_var(priv->rx_ring[ring_idx]->affinity_mask);
  1301. }
  1302. int mlx4_en_start_port(struct net_device *dev)
  1303. {
  1304. struct mlx4_en_priv *priv = netdev_priv(dev);
  1305. struct mlx4_en_dev *mdev = priv->mdev;
  1306. struct mlx4_en_cq *cq;
  1307. struct mlx4_en_tx_ring *tx_ring;
  1308. int rx_index = 0;
  1309. int tx_index = 0;
  1310. int err = 0;
  1311. int i;
  1312. int j;
  1313. u8 mc_list[16] = {0};
  1314. if (priv->port_up) {
  1315. en_dbg(DRV, priv, "start port called while port already up\n");
  1316. return 0;
  1317. }
  1318. INIT_LIST_HEAD(&priv->mc_list);
  1319. INIT_LIST_HEAD(&priv->curr_list);
  1320. INIT_LIST_HEAD(&priv->ethtool_list);
  1321. memset(&priv->ethtool_rules[0], 0,
  1322. sizeof(struct ethtool_flow_id) * MAX_NUM_OF_FS_RULES);
  1323. /* Calculate Rx buf size */
  1324. dev->mtu = min(dev->mtu, priv->max_mtu);
  1325. mlx4_en_calc_rx_buf(dev);
  1326. en_dbg(DRV, priv, "Rx buf size:%d\n", priv->rx_skb_size);
  1327. /* Configure rx cq's and rings */
  1328. err = mlx4_en_activate_rx_rings(priv);
  1329. if (err) {
  1330. en_err(priv, "Failed to activate RX rings\n");
  1331. return err;
  1332. }
  1333. for (i = 0; i < priv->rx_ring_num; i++) {
  1334. cq = priv->rx_cq[i];
  1335. mlx4_en_cq_init_lock(cq);
  1336. err = mlx4_en_init_affinity_hint(priv, i);
  1337. if (err) {
  1338. en_err(priv, "Failed preparing IRQ affinity hint\n");
  1339. goto cq_err;
  1340. }
  1341. err = mlx4_en_activate_cq(priv, cq, i);
  1342. if (err) {
  1343. en_err(priv, "Failed activating Rx CQ\n");
  1344. mlx4_en_free_affinity_hint(priv, i);
  1345. goto cq_err;
  1346. }
  1347. for (j = 0; j < cq->size; j++) {
  1348. struct mlx4_cqe *cqe = NULL;
  1349. cqe = mlx4_en_get_cqe(cq->buf, j, priv->cqe_size) +
  1350. priv->cqe_factor;
  1351. cqe->owner_sr_opcode = MLX4_CQE_OWNER_MASK;
  1352. }
  1353. err = mlx4_en_set_cq_moder(priv, cq);
  1354. if (err) {
  1355. en_err(priv, "Failed setting cq moderation parameters\n");
  1356. mlx4_en_deactivate_cq(priv, cq);
  1357. mlx4_en_free_affinity_hint(priv, i);
  1358. goto cq_err;
  1359. }
  1360. mlx4_en_arm_cq(priv, cq);
  1361. priv->rx_ring[i]->cqn = cq->mcq.cqn;
  1362. ++rx_index;
  1363. }
  1364. /* Set qp number */
  1365. en_dbg(DRV, priv, "Getting qp number for port %d\n", priv->port);
  1366. err = mlx4_en_get_qp(priv);
  1367. if (err) {
  1368. en_err(priv, "Failed getting eth qp\n");
  1369. goto cq_err;
  1370. }
  1371. mdev->mac_removed[priv->port] = 0;
  1372. err = mlx4_en_config_rss_steer(priv);
  1373. if (err) {
  1374. en_err(priv, "Failed configuring rss steering\n");
  1375. goto mac_err;
  1376. }
  1377. err = mlx4_en_create_drop_qp(priv);
  1378. if (err)
  1379. goto rss_err;
  1380. /* Configure tx cq's and rings */
  1381. for (i = 0; i < priv->tx_ring_num; i++) {
  1382. /* Configure cq */
  1383. cq = priv->tx_cq[i];
  1384. err = mlx4_en_activate_cq(priv, cq, i);
  1385. if (err) {
  1386. en_err(priv, "Failed allocating Tx CQ\n");
  1387. goto tx_err;
  1388. }
  1389. err = mlx4_en_set_cq_moder(priv, cq);
  1390. if (err) {
  1391. en_err(priv, "Failed setting cq moderation parameters\n");
  1392. mlx4_en_deactivate_cq(priv, cq);
  1393. goto tx_err;
  1394. }
  1395. en_dbg(DRV, priv, "Resetting index of collapsed CQ:%d to -1\n", i);
  1396. cq->buf->wqe_index = cpu_to_be16(0xffff);
  1397. /* Configure ring */
  1398. tx_ring = priv->tx_ring[i];
  1399. err = mlx4_en_activate_tx_ring(priv, tx_ring, cq->mcq.cqn,
  1400. i / priv->num_tx_rings_p_up);
  1401. if (err) {
  1402. en_err(priv, "Failed allocating Tx ring\n");
  1403. mlx4_en_deactivate_cq(priv, cq);
  1404. goto tx_err;
  1405. }
  1406. tx_ring->tx_queue = netdev_get_tx_queue(dev, i);
  1407. /* Arm CQ for TX completions */
  1408. mlx4_en_arm_cq(priv, cq);
  1409. /* Set initial ownership of all Tx TXBBs to SW (1) */
  1410. for (j = 0; j < tx_ring->buf_size; j += STAMP_STRIDE)
  1411. *((u32 *) (tx_ring->buf + j)) = 0xffffffff;
  1412. ++tx_index;
  1413. }
  1414. /* Configure port */
  1415. err = mlx4_SET_PORT_general(mdev->dev, priv->port,
  1416. priv->rx_skb_size + ETH_FCS_LEN,
  1417. priv->prof->tx_pause,
  1418. priv->prof->tx_ppp,
  1419. priv->prof->rx_pause,
  1420. priv->prof->rx_ppp);
  1421. if (err) {
  1422. en_err(priv, "Failed setting port general configurations for port %d, with error %d\n",
  1423. priv->port, err);
  1424. goto tx_err;
  1425. }
  1426. /* Set default qp number */
  1427. err = mlx4_SET_PORT_qpn_calc(mdev->dev, priv->port, priv->base_qpn, 0);
  1428. if (err) {
  1429. en_err(priv, "Failed setting default qp numbers\n");
  1430. goto tx_err;
  1431. }
  1432. if (mdev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN) {
  1433. err = mlx4_SET_PORT_VXLAN(mdev->dev, priv->port, VXLAN_STEER_BY_OUTER_MAC, 1);
  1434. if (err) {
  1435. en_err(priv, "Failed setting port L2 tunnel configuration, err %d\n",
  1436. err);
  1437. goto tx_err;
  1438. }
  1439. }
  1440. /* Init port */
  1441. en_dbg(HW, priv, "Initializing port\n");
  1442. err = mlx4_INIT_PORT(mdev->dev, priv->port);
  1443. if (err) {
  1444. en_err(priv, "Failed Initializing port\n");
  1445. goto tx_err;
  1446. }
  1447. /* Attach rx QP to bradcast address */
  1448. memset(&mc_list[10], 0xff, ETH_ALEN);
  1449. mc_list[5] = priv->port; /* needed for B0 steering support */
  1450. if (mlx4_multicast_attach(mdev->dev, &priv->rss_map.indir_qp, mc_list,
  1451. priv->port, 0, MLX4_PROT_ETH,
  1452. &priv->broadcast_id))
  1453. mlx4_warn(mdev, "Failed Attaching Broadcast\n");
  1454. /* Must redo promiscuous mode setup. */
  1455. priv->flags &= ~(MLX4_EN_FLAG_PROMISC | MLX4_EN_FLAG_MC_PROMISC);
  1456. /* Schedule multicast task to populate multicast list */
  1457. queue_work(mdev->workqueue, &priv->rx_mode_task);
  1458. mlx4_set_stats_bitmap(mdev->dev, &priv->stats_bitmap);
  1459. #ifdef CONFIG_MLX4_EN_VXLAN
  1460. if (priv->mdev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN)
  1461. vxlan_get_rx_port(dev);
  1462. #endif
  1463. priv->port_up = true;
  1464. netif_tx_start_all_queues(dev);
  1465. netif_device_attach(dev);
  1466. return 0;
  1467. tx_err:
  1468. while (tx_index--) {
  1469. mlx4_en_deactivate_tx_ring(priv, priv->tx_ring[tx_index]);
  1470. mlx4_en_deactivate_cq(priv, priv->tx_cq[tx_index]);
  1471. }
  1472. mlx4_en_destroy_drop_qp(priv);
  1473. rss_err:
  1474. mlx4_en_release_rss_steer(priv);
  1475. mac_err:
  1476. mlx4_en_put_qp(priv);
  1477. cq_err:
  1478. while (rx_index--) {
  1479. mlx4_en_deactivate_cq(priv, priv->rx_cq[rx_index]);
  1480. mlx4_en_free_affinity_hint(priv, i);
  1481. }
  1482. for (i = 0; i < priv->rx_ring_num; i++)
  1483. mlx4_en_deactivate_rx_ring(priv, priv->rx_ring[i]);
  1484. return err; /* need to close devices */
  1485. }
  1486. void mlx4_en_stop_port(struct net_device *dev, int detach)
  1487. {
  1488. struct mlx4_en_priv *priv = netdev_priv(dev);
  1489. struct mlx4_en_dev *mdev = priv->mdev;
  1490. struct mlx4_en_mc_list *mclist, *tmp;
  1491. struct ethtool_flow_id *flow, *tmp_flow;
  1492. int i;
  1493. u8 mc_list[16] = {0};
  1494. if (!priv->port_up) {
  1495. en_dbg(DRV, priv, "stop port called while port already down\n");
  1496. return;
  1497. }
  1498. /* close port*/
  1499. mlx4_CLOSE_PORT(mdev->dev, priv->port);
  1500. /* Synchronize with tx routine */
  1501. netif_tx_lock_bh(dev);
  1502. if (detach)
  1503. netif_device_detach(dev);
  1504. netif_tx_stop_all_queues(dev);
  1505. netif_tx_unlock_bh(dev);
  1506. netif_tx_disable(dev);
  1507. /* Set port as not active */
  1508. priv->port_up = false;
  1509. /* Promsicuous mode */
  1510. if (mdev->dev->caps.steering_mode ==
  1511. MLX4_STEERING_MODE_DEVICE_MANAGED) {
  1512. priv->flags &= ~(MLX4_EN_FLAG_PROMISC |
  1513. MLX4_EN_FLAG_MC_PROMISC);
  1514. mlx4_flow_steer_promisc_remove(mdev->dev,
  1515. priv->port,
  1516. MLX4_FS_ALL_DEFAULT);
  1517. mlx4_flow_steer_promisc_remove(mdev->dev,
  1518. priv->port,
  1519. MLX4_FS_MC_DEFAULT);
  1520. } else if (priv->flags & MLX4_EN_FLAG_PROMISC) {
  1521. priv->flags &= ~MLX4_EN_FLAG_PROMISC;
  1522. /* Disable promiscouos mode */
  1523. mlx4_unicast_promisc_remove(mdev->dev, priv->base_qpn,
  1524. priv->port);
  1525. /* Disable Multicast promisc */
  1526. if (priv->flags & MLX4_EN_FLAG_MC_PROMISC) {
  1527. mlx4_multicast_promisc_remove(mdev->dev, priv->base_qpn,
  1528. priv->port);
  1529. priv->flags &= ~MLX4_EN_FLAG_MC_PROMISC;
  1530. }
  1531. }
  1532. /* Detach All multicasts */
  1533. memset(&mc_list[10], 0xff, ETH_ALEN);
  1534. mc_list[5] = priv->port; /* needed for B0 steering support */
  1535. mlx4_multicast_detach(mdev->dev, &priv->rss_map.indir_qp, mc_list,
  1536. MLX4_PROT_ETH, priv->broadcast_id);
  1537. list_for_each_entry(mclist, &priv->curr_list, list) {
  1538. memcpy(&mc_list[10], mclist->addr, ETH_ALEN);
  1539. mc_list[5] = priv->port;
  1540. mlx4_multicast_detach(mdev->dev, &priv->rss_map.indir_qp,
  1541. mc_list, MLX4_PROT_ETH, mclist->reg_id);
  1542. if (mclist->tunnel_reg_id)
  1543. mlx4_flow_detach(mdev->dev, mclist->tunnel_reg_id);
  1544. }
  1545. mlx4_en_clear_list(dev);
  1546. list_for_each_entry_safe(mclist, tmp, &priv->curr_list, list) {
  1547. list_del(&mclist->list);
  1548. kfree(mclist);
  1549. }
  1550. /* Flush multicast filter */
  1551. mlx4_SET_MCAST_FLTR(mdev->dev, priv->port, 0, 1, MLX4_MCAST_CONFIG);
  1552. /* Remove flow steering rules for the port*/
  1553. if (mdev->dev->caps.steering_mode ==
  1554. MLX4_STEERING_MODE_DEVICE_MANAGED) {
  1555. ASSERT_RTNL();
  1556. list_for_each_entry_safe(flow, tmp_flow,
  1557. &priv->ethtool_list, list) {
  1558. mlx4_flow_detach(mdev->dev, flow->id);
  1559. list_del(&flow->list);
  1560. }
  1561. }
  1562. mlx4_en_destroy_drop_qp(priv);
  1563. /* Free TX Rings */
  1564. for (i = 0; i < priv->tx_ring_num; i++) {
  1565. mlx4_en_deactivate_tx_ring(priv, priv->tx_ring[i]);
  1566. mlx4_en_deactivate_cq(priv, priv->tx_cq[i]);
  1567. }
  1568. msleep(10);
  1569. for (i = 0; i < priv->tx_ring_num; i++)
  1570. mlx4_en_free_tx_buf(dev, priv->tx_ring[i]);
  1571. /* Free RSS qps */
  1572. mlx4_en_release_rss_steer(priv);
  1573. /* Unregister Mac address for the port */
  1574. mlx4_en_put_qp(priv);
  1575. if (!(mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_REASSIGN_MAC_EN))
  1576. mdev->mac_removed[priv->port] = 1;
  1577. /* Free RX Rings */
  1578. for (i = 0; i < priv->rx_ring_num; i++) {
  1579. struct mlx4_en_cq *cq = priv->rx_cq[i];
  1580. local_bh_disable();
  1581. while (!mlx4_en_cq_lock_napi(cq)) {
  1582. pr_info("CQ %d locked\n", i);
  1583. mdelay(1);
  1584. }
  1585. local_bh_enable();
  1586. napi_synchronize(&cq->napi);
  1587. mlx4_en_deactivate_rx_ring(priv, priv->rx_ring[i]);
  1588. mlx4_en_deactivate_cq(priv, cq);
  1589. mlx4_en_free_affinity_hint(priv, i);
  1590. }
  1591. }
  1592. static void mlx4_en_restart(struct work_struct *work)
  1593. {
  1594. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1595. watchdog_task);
  1596. struct mlx4_en_dev *mdev = priv->mdev;
  1597. struct net_device *dev = priv->dev;
  1598. en_dbg(DRV, priv, "Watchdog task called for port %d\n", priv->port);
  1599. mutex_lock(&mdev->state_lock);
  1600. if (priv->port_up) {
  1601. mlx4_en_stop_port(dev, 1);
  1602. if (mlx4_en_start_port(dev))
  1603. en_err(priv, "Failed restarting port %d\n", priv->port);
  1604. }
  1605. mutex_unlock(&mdev->state_lock);
  1606. }
  1607. static void mlx4_en_clear_stats(struct net_device *dev)
  1608. {
  1609. struct mlx4_en_priv *priv = netdev_priv(dev);
  1610. struct mlx4_en_dev *mdev = priv->mdev;
  1611. int i;
  1612. if (mlx4_en_DUMP_ETH_STATS(mdev, priv->port, 1))
  1613. en_dbg(HW, priv, "Failed dumping statistics\n");
  1614. memset(&priv->stats, 0, sizeof(priv->stats));
  1615. memset(&priv->pstats, 0, sizeof(priv->pstats));
  1616. memset(&priv->pkstats, 0, sizeof(priv->pkstats));
  1617. memset(&priv->port_stats, 0, sizeof(priv->port_stats));
  1618. for (i = 0; i < priv->tx_ring_num; i++) {
  1619. priv->tx_ring[i]->bytes = 0;
  1620. priv->tx_ring[i]->packets = 0;
  1621. priv->tx_ring[i]->tx_csum = 0;
  1622. }
  1623. for (i = 0; i < priv->rx_ring_num; i++) {
  1624. priv->rx_ring[i]->bytes = 0;
  1625. priv->rx_ring[i]->packets = 0;
  1626. priv->rx_ring[i]->csum_ok = 0;
  1627. priv->rx_ring[i]->csum_none = 0;
  1628. priv->rx_ring[i]->csum_complete = 0;
  1629. }
  1630. }
  1631. static int mlx4_en_open(struct net_device *dev)
  1632. {
  1633. struct mlx4_en_priv *priv = netdev_priv(dev);
  1634. struct mlx4_en_dev *mdev = priv->mdev;
  1635. int err = 0;
  1636. mutex_lock(&mdev->state_lock);
  1637. if (!mdev->device_up) {
  1638. en_err(priv, "Cannot open - device down/disabled\n");
  1639. err = -EBUSY;
  1640. goto out;
  1641. }
  1642. /* Reset HW statistics and SW counters */
  1643. mlx4_en_clear_stats(dev);
  1644. err = mlx4_en_start_port(dev);
  1645. if (err)
  1646. en_err(priv, "Failed starting port:%d\n", priv->port);
  1647. out:
  1648. mutex_unlock(&mdev->state_lock);
  1649. return err;
  1650. }
  1651. static int mlx4_en_close(struct net_device *dev)
  1652. {
  1653. struct mlx4_en_priv *priv = netdev_priv(dev);
  1654. struct mlx4_en_dev *mdev = priv->mdev;
  1655. en_dbg(IFDOWN, priv, "Close port called\n");
  1656. mutex_lock(&mdev->state_lock);
  1657. mlx4_en_stop_port(dev, 0);
  1658. netif_carrier_off(dev);
  1659. mutex_unlock(&mdev->state_lock);
  1660. return 0;
  1661. }
  1662. void mlx4_en_free_resources(struct mlx4_en_priv *priv)
  1663. {
  1664. int i;
  1665. #ifdef CONFIG_RFS_ACCEL
  1666. free_irq_cpu_rmap(priv->dev->rx_cpu_rmap);
  1667. priv->dev->rx_cpu_rmap = NULL;
  1668. #endif
  1669. for (i = 0; i < priv->tx_ring_num; i++) {
  1670. if (priv->tx_ring && priv->tx_ring[i])
  1671. mlx4_en_destroy_tx_ring(priv, &priv->tx_ring[i]);
  1672. if (priv->tx_cq && priv->tx_cq[i])
  1673. mlx4_en_destroy_cq(priv, &priv->tx_cq[i]);
  1674. }
  1675. for (i = 0; i < priv->rx_ring_num; i++) {
  1676. if (priv->rx_ring[i])
  1677. mlx4_en_destroy_rx_ring(priv, &priv->rx_ring[i],
  1678. priv->prof->rx_ring_size, priv->stride);
  1679. if (priv->rx_cq[i])
  1680. mlx4_en_destroy_cq(priv, &priv->rx_cq[i]);
  1681. }
  1682. if (priv->base_tx_qpn) {
  1683. mlx4_qp_release_range(priv->mdev->dev, priv->base_tx_qpn, priv->tx_ring_num);
  1684. priv->base_tx_qpn = 0;
  1685. }
  1686. }
  1687. int mlx4_en_alloc_resources(struct mlx4_en_priv *priv)
  1688. {
  1689. struct mlx4_en_port_profile *prof = priv->prof;
  1690. int i;
  1691. int node;
  1692. /* Create tx Rings */
  1693. for (i = 0; i < priv->tx_ring_num; i++) {
  1694. node = cpu_to_node(i % num_online_cpus());
  1695. if (mlx4_en_create_cq(priv, &priv->tx_cq[i],
  1696. prof->tx_ring_size, i, TX, node))
  1697. goto err;
  1698. if (mlx4_en_create_tx_ring(priv, &priv->tx_ring[i],
  1699. prof->tx_ring_size, TXBB_SIZE,
  1700. node, i))
  1701. goto err;
  1702. }
  1703. /* Create rx Rings */
  1704. for (i = 0; i < priv->rx_ring_num; i++) {
  1705. node = cpu_to_node(i % num_online_cpus());
  1706. if (mlx4_en_create_cq(priv, &priv->rx_cq[i],
  1707. prof->rx_ring_size, i, RX, node))
  1708. goto err;
  1709. if (mlx4_en_create_rx_ring(priv, &priv->rx_ring[i],
  1710. prof->rx_ring_size, priv->stride,
  1711. node))
  1712. goto err;
  1713. }
  1714. #ifdef CONFIG_RFS_ACCEL
  1715. if (priv->mdev->dev->caps.comp_pool) {
  1716. priv->dev->rx_cpu_rmap = alloc_irq_cpu_rmap(priv->mdev->dev->caps.comp_pool);
  1717. if (!priv->dev->rx_cpu_rmap)
  1718. goto err;
  1719. }
  1720. #endif
  1721. return 0;
  1722. err:
  1723. en_err(priv, "Failed to allocate NIC resources\n");
  1724. for (i = 0; i < priv->rx_ring_num; i++) {
  1725. if (priv->rx_ring[i])
  1726. mlx4_en_destroy_rx_ring(priv, &priv->rx_ring[i],
  1727. prof->rx_ring_size,
  1728. priv->stride);
  1729. if (priv->rx_cq[i])
  1730. mlx4_en_destroy_cq(priv, &priv->rx_cq[i]);
  1731. }
  1732. for (i = 0; i < priv->tx_ring_num; i++) {
  1733. if (priv->tx_ring[i])
  1734. mlx4_en_destroy_tx_ring(priv, &priv->tx_ring[i]);
  1735. if (priv->tx_cq[i])
  1736. mlx4_en_destroy_cq(priv, &priv->tx_cq[i]);
  1737. }
  1738. return -ENOMEM;
  1739. }
  1740. void mlx4_en_destroy_netdev(struct net_device *dev)
  1741. {
  1742. struct mlx4_en_priv *priv = netdev_priv(dev);
  1743. struct mlx4_en_dev *mdev = priv->mdev;
  1744. en_dbg(DRV, priv, "Destroying netdev on port:%d\n", priv->port);
  1745. /* Unregister device - this will close the port if it was up */
  1746. if (priv->registered)
  1747. unregister_netdev(dev);
  1748. if (priv->allocated)
  1749. mlx4_free_hwq_res(mdev->dev, &priv->res, MLX4_EN_PAGE_SIZE);
  1750. cancel_delayed_work(&priv->stats_task);
  1751. cancel_delayed_work(&priv->service_task);
  1752. /* flush any pending task for this netdev */
  1753. flush_workqueue(mdev->workqueue);
  1754. /* Detach the netdev so tasks would not attempt to access it */
  1755. mutex_lock(&mdev->state_lock);
  1756. mdev->pndev[priv->port] = NULL;
  1757. mutex_unlock(&mdev->state_lock);
  1758. mlx4_en_free_resources(priv);
  1759. kfree(priv->tx_ring);
  1760. kfree(priv->tx_cq);
  1761. free_netdev(dev);
  1762. }
  1763. static int mlx4_en_change_mtu(struct net_device *dev, int new_mtu)
  1764. {
  1765. struct mlx4_en_priv *priv = netdev_priv(dev);
  1766. struct mlx4_en_dev *mdev = priv->mdev;
  1767. int err = 0;
  1768. en_dbg(DRV, priv, "Change MTU called - current:%d new:%d\n",
  1769. dev->mtu, new_mtu);
  1770. if ((new_mtu < MLX4_EN_MIN_MTU) || (new_mtu > priv->max_mtu)) {
  1771. en_err(priv, "Bad MTU size:%d.\n", new_mtu);
  1772. return -EPERM;
  1773. }
  1774. dev->mtu = new_mtu;
  1775. if (netif_running(dev)) {
  1776. mutex_lock(&mdev->state_lock);
  1777. if (!mdev->device_up) {
  1778. /* NIC is probably restarting - let watchdog task reset
  1779. * the port */
  1780. en_dbg(DRV, priv, "Change MTU called with card down!?\n");
  1781. } else {
  1782. mlx4_en_stop_port(dev, 1);
  1783. err = mlx4_en_start_port(dev);
  1784. if (err) {
  1785. en_err(priv, "Failed restarting port:%d\n",
  1786. priv->port);
  1787. queue_work(mdev->workqueue, &priv->watchdog_task);
  1788. }
  1789. }
  1790. mutex_unlock(&mdev->state_lock);
  1791. }
  1792. return 0;
  1793. }
  1794. static int mlx4_en_hwtstamp_set(struct net_device *dev, struct ifreq *ifr)
  1795. {
  1796. struct mlx4_en_priv *priv = netdev_priv(dev);
  1797. struct mlx4_en_dev *mdev = priv->mdev;
  1798. struct hwtstamp_config config;
  1799. if (copy_from_user(&config, ifr->ifr_data, sizeof(config)))
  1800. return -EFAULT;
  1801. /* reserved for future extensions */
  1802. if (config.flags)
  1803. return -EINVAL;
  1804. /* device doesn't support time stamping */
  1805. if (!(mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_TS))
  1806. return -EINVAL;
  1807. /* TX HW timestamp */
  1808. switch (config.tx_type) {
  1809. case HWTSTAMP_TX_OFF:
  1810. case HWTSTAMP_TX_ON:
  1811. break;
  1812. default:
  1813. return -ERANGE;
  1814. }
  1815. /* RX HW timestamp */
  1816. switch (config.rx_filter) {
  1817. case HWTSTAMP_FILTER_NONE:
  1818. break;
  1819. case HWTSTAMP_FILTER_ALL:
  1820. case HWTSTAMP_FILTER_SOME:
  1821. case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
  1822. case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
  1823. case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
  1824. case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
  1825. case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
  1826. case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
  1827. case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
  1828. case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
  1829. case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
  1830. case HWTSTAMP_FILTER_PTP_V2_EVENT:
  1831. case HWTSTAMP_FILTER_PTP_V2_SYNC:
  1832. case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
  1833. config.rx_filter = HWTSTAMP_FILTER_ALL;
  1834. break;
  1835. default:
  1836. return -ERANGE;
  1837. }
  1838. if (mlx4_en_reset_config(dev, config, dev->features)) {
  1839. config.tx_type = HWTSTAMP_TX_OFF;
  1840. config.rx_filter = HWTSTAMP_FILTER_NONE;
  1841. }
  1842. return copy_to_user(ifr->ifr_data, &config,
  1843. sizeof(config)) ? -EFAULT : 0;
  1844. }
  1845. static int mlx4_en_hwtstamp_get(struct net_device *dev, struct ifreq *ifr)
  1846. {
  1847. struct mlx4_en_priv *priv = netdev_priv(dev);
  1848. return copy_to_user(ifr->ifr_data, &priv->hwtstamp_config,
  1849. sizeof(priv->hwtstamp_config)) ? -EFAULT : 0;
  1850. }
  1851. static int mlx4_en_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
  1852. {
  1853. switch (cmd) {
  1854. case SIOCSHWTSTAMP:
  1855. return mlx4_en_hwtstamp_set(dev, ifr);
  1856. case SIOCGHWTSTAMP:
  1857. return mlx4_en_hwtstamp_get(dev, ifr);
  1858. default:
  1859. return -EOPNOTSUPP;
  1860. }
  1861. }
  1862. static int mlx4_en_set_features(struct net_device *netdev,
  1863. netdev_features_t features)
  1864. {
  1865. struct mlx4_en_priv *priv = netdev_priv(netdev);
  1866. int ret = 0;
  1867. if (DEV_FEATURE_CHANGED(netdev, features, NETIF_F_HW_VLAN_CTAG_RX)) {
  1868. en_info(priv, "Turn %s RX vlan strip offload\n",
  1869. (features & NETIF_F_HW_VLAN_CTAG_RX) ? "ON" : "OFF");
  1870. ret = mlx4_en_reset_config(netdev, priv->hwtstamp_config,
  1871. features);
  1872. if (ret)
  1873. return ret;
  1874. }
  1875. if (features & NETIF_F_LOOPBACK)
  1876. priv->ctrl_flags |= cpu_to_be32(MLX4_WQE_CTRL_FORCE_LOOPBACK);
  1877. else
  1878. priv->ctrl_flags &=
  1879. cpu_to_be32(~MLX4_WQE_CTRL_FORCE_LOOPBACK);
  1880. mlx4_en_update_loopback_state(netdev, features);
  1881. return 0;
  1882. }
  1883. static int mlx4_en_set_vf_mac(struct net_device *dev, int queue, u8 *mac)
  1884. {
  1885. struct mlx4_en_priv *en_priv = netdev_priv(dev);
  1886. struct mlx4_en_dev *mdev = en_priv->mdev;
  1887. u64 mac_u64 = mlx4_mac_to_u64(mac);
  1888. if (!is_valid_ether_addr(mac))
  1889. return -EINVAL;
  1890. return mlx4_set_vf_mac(mdev->dev, en_priv->port, queue, mac_u64);
  1891. }
  1892. static int mlx4_en_set_vf_vlan(struct net_device *dev, int vf, u16 vlan, u8 qos)
  1893. {
  1894. struct mlx4_en_priv *en_priv = netdev_priv(dev);
  1895. struct mlx4_en_dev *mdev = en_priv->mdev;
  1896. return mlx4_set_vf_vlan(mdev->dev, en_priv->port, vf, vlan, qos);
  1897. }
  1898. static int mlx4_en_set_vf_spoofchk(struct net_device *dev, int vf, bool setting)
  1899. {
  1900. struct mlx4_en_priv *en_priv = netdev_priv(dev);
  1901. struct mlx4_en_dev *mdev = en_priv->mdev;
  1902. return mlx4_set_vf_spoofchk(mdev->dev, en_priv->port, vf, setting);
  1903. }
  1904. static int mlx4_en_get_vf_config(struct net_device *dev, int vf, struct ifla_vf_info *ivf)
  1905. {
  1906. struct mlx4_en_priv *en_priv = netdev_priv(dev);
  1907. struct mlx4_en_dev *mdev = en_priv->mdev;
  1908. return mlx4_get_vf_config(mdev->dev, en_priv->port, vf, ivf);
  1909. }
  1910. static int mlx4_en_set_vf_link_state(struct net_device *dev, int vf, int link_state)
  1911. {
  1912. struct mlx4_en_priv *en_priv = netdev_priv(dev);
  1913. struct mlx4_en_dev *mdev = en_priv->mdev;
  1914. return mlx4_set_vf_link_state(mdev->dev, en_priv->port, vf, link_state);
  1915. }
  1916. #define PORT_ID_BYTE_LEN 8
  1917. static int mlx4_en_get_phys_port_id(struct net_device *dev,
  1918. struct netdev_phys_item_id *ppid)
  1919. {
  1920. struct mlx4_en_priv *priv = netdev_priv(dev);
  1921. struct mlx4_dev *mdev = priv->mdev->dev;
  1922. int i;
  1923. u64 phys_port_id = mdev->caps.phys_port_id[priv->port];
  1924. if (!phys_port_id)
  1925. return -EOPNOTSUPP;
  1926. ppid->id_len = sizeof(phys_port_id);
  1927. for (i = PORT_ID_BYTE_LEN - 1; i >= 0; --i) {
  1928. ppid->id[i] = phys_port_id & 0xff;
  1929. phys_port_id >>= 8;
  1930. }
  1931. return 0;
  1932. }
  1933. #ifdef CONFIG_MLX4_EN_VXLAN
  1934. static void mlx4_en_add_vxlan_offloads(struct work_struct *work)
  1935. {
  1936. int ret;
  1937. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1938. vxlan_add_task);
  1939. ret = mlx4_config_vxlan_port(priv->mdev->dev, priv->vxlan_port);
  1940. if (ret)
  1941. goto out;
  1942. ret = mlx4_SET_PORT_VXLAN(priv->mdev->dev, priv->port,
  1943. VXLAN_STEER_BY_OUTER_MAC, 1);
  1944. out:
  1945. if (ret) {
  1946. en_err(priv, "failed setting L2 tunnel configuration ret %d\n", ret);
  1947. return;
  1948. }
  1949. /* set offloads */
  1950. priv->dev->hw_enc_features |= NETIF_F_IP_CSUM | NETIF_F_RXCSUM |
  1951. NETIF_F_TSO | NETIF_F_GSO_UDP_TUNNEL;
  1952. priv->dev->hw_features |= NETIF_F_GSO_UDP_TUNNEL;
  1953. priv->dev->features |= NETIF_F_GSO_UDP_TUNNEL;
  1954. }
  1955. static void mlx4_en_del_vxlan_offloads(struct work_struct *work)
  1956. {
  1957. int ret;
  1958. struct mlx4_en_priv *priv = container_of(work, struct mlx4_en_priv,
  1959. vxlan_del_task);
  1960. /* unset offloads */
  1961. priv->dev->hw_enc_features &= ~(NETIF_F_IP_CSUM | NETIF_F_RXCSUM |
  1962. NETIF_F_TSO | NETIF_F_GSO_UDP_TUNNEL);
  1963. priv->dev->hw_features &= ~NETIF_F_GSO_UDP_TUNNEL;
  1964. priv->dev->features &= ~NETIF_F_GSO_UDP_TUNNEL;
  1965. ret = mlx4_SET_PORT_VXLAN(priv->mdev->dev, priv->port,
  1966. VXLAN_STEER_BY_OUTER_MAC, 0);
  1967. if (ret)
  1968. en_err(priv, "failed setting L2 tunnel configuration ret %d\n", ret);
  1969. priv->vxlan_port = 0;
  1970. }
  1971. static void mlx4_en_add_vxlan_port(struct net_device *dev,
  1972. sa_family_t sa_family, __be16 port)
  1973. {
  1974. struct mlx4_en_priv *priv = netdev_priv(dev);
  1975. __be16 current_port;
  1976. if (priv->mdev->dev->caps.tunnel_offload_mode != MLX4_TUNNEL_OFFLOAD_MODE_VXLAN)
  1977. return;
  1978. if (sa_family == AF_INET6)
  1979. return;
  1980. current_port = priv->vxlan_port;
  1981. if (current_port && current_port != port) {
  1982. en_warn(priv, "vxlan port %d configured, can't add port %d\n",
  1983. ntohs(current_port), ntohs(port));
  1984. return;
  1985. }
  1986. priv->vxlan_port = port;
  1987. queue_work(priv->mdev->workqueue, &priv->vxlan_add_task);
  1988. }
  1989. static void mlx4_en_del_vxlan_port(struct net_device *dev,
  1990. sa_family_t sa_family, __be16 port)
  1991. {
  1992. struct mlx4_en_priv *priv = netdev_priv(dev);
  1993. __be16 current_port;
  1994. if (priv->mdev->dev->caps.tunnel_offload_mode != MLX4_TUNNEL_OFFLOAD_MODE_VXLAN)
  1995. return;
  1996. if (sa_family == AF_INET6)
  1997. return;
  1998. current_port = priv->vxlan_port;
  1999. if (current_port != port) {
  2000. en_dbg(DRV, priv, "vxlan port %d isn't configured, ignoring\n", ntohs(port));
  2001. return;
  2002. }
  2003. queue_work(priv->mdev->workqueue, &priv->vxlan_del_task);
  2004. }
  2005. static netdev_features_t mlx4_en_features_check(struct sk_buff *skb,
  2006. struct net_device *dev,
  2007. netdev_features_t features)
  2008. {
  2009. return vxlan_features_check(skb, features);
  2010. }
  2011. #endif
  2012. static const struct net_device_ops mlx4_netdev_ops = {
  2013. .ndo_open = mlx4_en_open,
  2014. .ndo_stop = mlx4_en_close,
  2015. .ndo_start_xmit = mlx4_en_xmit,
  2016. .ndo_select_queue = mlx4_en_select_queue,
  2017. .ndo_get_stats = mlx4_en_get_stats,
  2018. .ndo_set_rx_mode = mlx4_en_set_rx_mode,
  2019. .ndo_set_mac_address = mlx4_en_set_mac,
  2020. .ndo_validate_addr = eth_validate_addr,
  2021. .ndo_change_mtu = mlx4_en_change_mtu,
  2022. .ndo_do_ioctl = mlx4_en_ioctl,
  2023. .ndo_tx_timeout = mlx4_en_tx_timeout,
  2024. .ndo_vlan_rx_add_vid = mlx4_en_vlan_rx_add_vid,
  2025. .ndo_vlan_rx_kill_vid = mlx4_en_vlan_rx_kill_vid,
  2026. #ifdef CONFIG_NET_POLL_CONTROLLER
  2027. .ndo_poll_controller = mlx4_en_netpoll,
  2028. #endif
  2029. .ndo_set_features = mlx4_en_set_features,
  2030. .ndo_setup_tc = mlx4_en_setup_tc,
  2031. #ifdef CONFIG_RFS_ACCEL
  2032. .ndo_rx_flow_steer = mlx4_en_filter_rfs,
  2033. #endif
  2034. #ifdef CONFIG_NET_RX_BUSY_POLL
  2035. .ndo_busy_poll = mlx4_en_low_latency_recv,
  2036. #endif
  2037. .ndo_get_phys_port_id = mlx4_en_get_phys_port_id,
  2038. #ifdef CONFIG_MLX4_EN_VXLAN
  2039. .ndo_add_vxlan_port = mlx4_en_add_vxlan_port,
  2040. .ndo_del_vxlan_port = mlx4_en_del_vxlan_port,
  2041. .ndo_features_check = mlx4_en_features_check,
  2042. #endif
  2043. };
  2044. static const struct net_device_ops mlx4_netdev_ops_master = {
  2045. .ndo_open = mlx4_en_open,
  2046. .ndo_stop = mlx4_en_close,
  2047. .ndo_start_xmit = mlx4_en_xmit,
  2048. .ndo_select_queue = mlx4_en_select_queue,
  2049. .ndo_get_stats = mlx4_en_get_stats,
  2050. .ndo_set_rx_mode = mlx4_en_set_rx_mode,
  2051. .ndo_set_mac_address = mlx4_en_set_mac,
  2052. .ndo_validate_addr = eth_validate_addr,
  2053. .ndo_change_mtu = mlx4_en_change_mtu,
  2054. .ndo_tx_timeout = mlx4_en_tx_timeout,
  2055. .ndo_vlan_rx_add_vid = mlx4_en_vlan_rx_add_vid,
  2056. .ndo_vlan_rx_kill_vid = mlx4_en_vlan_rx_kill_vid,
  2057. .ndo_set_vf_mac = mlx4_en_set_vf_mac,
  2058. .ndo_set_vf_vlan = mlx4_en_set_vf_vlan,
  2059. .ndo_set_vf_spoofchk = mlx4_en_set_vf_spoofchk,
  2060. .ndo_set_vf_link_state = mlx4_en_set_vf_link_state,
  2061. .ndo_get_vf_config = mlx4_en_get_vf_config,
  2062. #ifdef CONFIG_NET_POLL_CONTROLLER
  2063. .ndo_poll_controller = mlx4_en_netpoll,
  2064. #endif
  2065. .ndo_set_features = mlx4_en_set_features,
  2066. .ndo_setup_tc = mlx4_en_setup_tc,
  2067. #ifdef CONFIG_RFS_ACCEL
  2068. .ndo_rx_flow_steer = mlx4_en_filter_rfs,
  2069. #endif
  2070. .ndo_get_phys_port_id = mlx4_en_get_phys_port_id,
  2071. #ifdef CONFIG_MLX4_EN_VXLAN
  2072. .ndo_add_vxlan_port = mlx4_en_add_vxlan_port,
  2073. .ndo_del_vxlan_port = mlx4_en_del_vxlan_port,
  2074. .ndo_features_check = mlx4_en_features_check,
  2075. #endif
  2076. };
  2077. int mlx4_en_init_netdev(struct mlx4_en_dev *mdev, int port,
  2078. struct mlx4_en_port_profile *prof)
  2079. {
  2080. struct net_device *dev;
  2081. struct mlx4_en_priv *priv;
  2082. int i;
  2083. int err;
  2084. u64 mac_u64;
  2085. dev = alloc_etherdev_mqs(sizeof(struct mlx4_en_priv),
  2086. MAX_TX_RINGS, MAX_RX_RINGS);
  2087. if (dev == NULL)
  2088. return -ENOMEM;
  2089. netif_set_real_num_tx_queues(dev, prof->tx_ring_num);
  2090. netif_set_real_num_rx_queues(dev, prof->rx_ring_num);
  2091. SET_NETDEV_DEV(dev, &mdev->dev->pdev->dev);
  2092. dev->dev_port = port - 1;
  2093. /*
  2094. * Initialize driver private data
  2095. */
  2096. priv = netdev_priv(dev);
  2097. memset(priv, 0, sizeof(struct mlx4_en_priv));
  2098. spin_lock_init(&priv->stats_lock);
  2099. INIT_WORK(&priv->rx_mode_task, mlx4_en_do_set_rx_mode);
  2100. INIT_WORK(&priv->watchdog_task, mlx4_en_restart);
  2101. INIT_WORK(&priv->linkstate_task, mlx4_en_linkstate);
  2102. INIT_DELAYED_WORK(&priv->stats_task, mlx4_en_do_get_stats);
  2103. INIT_DELAYED_WORK(&priv->service_task, mlx4_en_service_task);
  2104. #ifdef CONFIG_MLX4_EN_VXLAN
  2105. INIT_WORK(&priv->vxlan_add_task, mlx4_en_add_vxlan_offloads);
  2106. INIT_WORK(&priv->vxlan_del_task, mlx4_en_del_vxlan_offloads);
  2107. #endif
  2108. #ifdef CONFIG_RFS_ACCEL
  2109. INIT_LIST_HEAD(&priv->filters);
  2110. spin_lock_init(&priv->filters_lock);
  2111. #endif
  2112. priv->dev = dev;
  2113. priv->mdev = mdev;
  2114. priv->ddev = &mdev->pdev->dev;
  2115. priv->prof = prof;
  2116. priv->port = port;
  2117. priv->port_up = false;
  2118. priv->flags = prof->flags;
  2119. priv->pflags = MLX4_EN_PRIV_FLAGS_BLUEFLAME;
  2120. priv->ctrl_flags = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE |
  2121. MLX4_WQE_CTRL_SOLICITED);
  2122. priv->num_tx_rings_p_up = mdev->profile.num_tx_rings_p_up;
  2123. priv->tx_ring_num = prof->tx_ring_num;
  2124. priv->tx_work_limit = MLX4_EN_DEFAULT_TX_WORK;
  2125. netdev_rss_key_fill(priv->rss_key, sizeof(priv->rss_key));
  2126. priv->tx_ring = kzalloc(sizeof(struct mlx4_en_tx_ring *) * MAX_TX_RINGS,
  2127. GFP_KERNEL);
  2128. if (!priv->tx_ring) {
  2129. err = -ENOMEM;
  2130. goto out;
  2131. }
  2132. priv->tx_cq = kzalloc(sizeof(struct mlx4_en_cq *) * MAX_TX_RINGS,
  2133. GFP_KERNEL);
  2134. if (!priv->tx_cq) {
  2135. err = -ENOMEM;
  2136. goto out;
  2137. }
  2138. priv->rx_ring_num = prof->rx_ring_num;
  2139. priv->cqe_factor = (mdev->dev->caps.cqe_size == 64) ? 1 : 0;
  2140. priv->cqe_size = mdev->dev->caps.cqe_size;
  2141. priv->mac_index = -1;
  2142. priv->msg_enable = MLX4_EN_MSG_LEVEL;
  2143. #ifdef CONFIG_MLX4_EN_DCB
  2144. if (!mlx4_is_slave(priv->mdev->dev)) {
  2145. if (mdev->dev->caps.flags & MLX4_DEV_CAP_FLAG_SET_ETH_SCHED) {
  2146. dev->dcbnl_ops = &mlx4_en_dcbnl_ops;
  2147. } else {
  2148. en_info(priv, "enabling only PFC DCB ops\n");
  2149. dev->dcbnl_ops = &mlx4_en_dcbnl_pfc_ops;
  2150. }
  2151. }
  2152. #endif
  2153. for (i = 0; i < MLX4_EN_MAC_HASH_SIZE; ++i)
  2154. INIT_HLIST_HEAD(&priv->mac_hash[i]);
  2155. /* Query for default mac and max mtu */
  2156. priv->max_mtu = mdev->dev->caps.eth_mtu_cap[priv->port];
  2157. if (mdev->dev->caps.rx_checksum_flags_port[priv->port] &
  2158. MLX4_RX_CSUM_MODE_VAL_NON_TCP_UDP)
  2159. priv->flags |= MLX4_EN_FLAG_RX_CSUM_NON_TCP_UDP;
  2160. /* Set default MAC */
  2161. dev->addr_len = ETH_ALEN;
  2162. mlx4_en_u64_to_mac(dev->dev_addr, mdev->dev->caps.def_mac[priv->port]);
  2163. if (!is_valid_ether_addr(dev->dev_addr)) {
  2164. if (mlx4_is_slave(priv->mdev->dev)) {
  2165. eth_hw_addr_random(dev);
  2166. en_warn(priv, "Assigned random MAC address %pM\n", dev->dev_addr);
  2167. mac_u64 = mlx4_mac_to_u64(dev->dev_addr);
  2168. mdev->dev->caps.def_mac[priv->port] = mac_u64;
  2169. } else {
  2170. en_err(priv, "Port: %d, invalid mac burned: %pM, quiting\n",
  2171. priv->port, dev->dev_addr);
  2172. err = -EINVAL;
  2173. goto out;
  2174. }
  2175. }
  2176. memcpy(priv->current_mac, dev->dev_addr, sizeof(priv->current_mac));
  2177. priv->stride = roundup_pow_of_two(sizeof(struct mlx4_en_rx_desc) +
  2178. DS_SIZE * MLX4_EN_MAX_RX_FRAGS);
  2179. err = mlx4_en_alloc_resources(priv);
  2180. if (err)
  2181. goto out;
  2182. /* Initialize time stamping config */
  2183. priv->hwtstamp_config.flags = 0;
  2184. priv->hwtstamp_config.tx_type = HWTSTAMP_TX_OFF;
  2185. priv->hwtstamp_config.rx_filter = HWTSTAMP_FILTER_NONE;
  2186. /* Allocate page for receive rings */
  2187. err = mlx4_alloc_hwq_res(mdev->dev, &priv->res,
  2188. MLX4_EN_PAGE_SIZE, MLX4_EN_PAGE_SIZE);
  2189. if (err) {
  2190. en_err(priv, "Failed to allocate page for rx qps\n");
  2191. goto out;
  2192. }
  2193. priv->allocated = 1;
  2194. /*
  2195. * Initialize netdev entry points
  2196. */
  2197. if (mlx4_is_master(priv->mdev->dev))
  2198. dev->netdev_ops = &mlx4_netdev_ops_master;
  2199. else
  2200. dev->netdev_ops = &mlx4_netdev_ops;
  2201. dev->watchdog_timeo = MLX4_EN_WATCHDOG_TIMEOUT;
  2202. netif_set_real_num_tx_queues(dev, priv->tx_ring_num);
  2203. netif_set_real_num_rx_queues(dev, priv->rx_ring_num);
  2204. dev->ethtool_ops = &mlx4_en_ethtool_ops;
  2205. /*
  2206. * Set driver features
  2207. */
  2208. dev->hw_features = NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_IPV6_CSUM;
  2209. if (mdev->LSO_support)
  2210. dev->hw_features |= NETIF_F_TSO | NETIF_F_TSO6;
  2211. dev->vlan_features = dev->hw_features;
  2212. dev->hw_features |= NETIF_F_RXCSUM | NETIF_F_RXHASH;
  2213. dev->features = dev->hw_features | NETIF_F_HIGHDMA |
  2214. NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX |
  2215. NETIF_F_HW_VLAN_CTAG_FILTER;
  2216. dev->hw_features |= NETIF_F_LOOPBACK |
  2217. NETIF_F_HW_VLAN_CTAG_TX | NETIF_F_HW_VLAN_CTAG_RX;
  2218. if (mdev->dev->caps.steering_mode ==
  2219. MLX4_STEERING_MODE_DEVICE_MANAGED &&
  2220. mdev->dev->caps.dmfs_high_steer_mode != MLX4_STEERING_DMFS_A0_STATIC)
  2221. dev->hw_features |= NETIF_F_NTUPLE;
  2222. if (mdev->dev->caps.steering_mode != MLX4_STEERING_MODE_A0)
  2223. dev->priv_flags |= IFF_UNICAST_FLT;
  2224. /* Setting a default hash function value */
  2225. if (mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_RSS_TOP) {
  2226. priv->rss_hash_fn = ETH_RSS_HASH_TOP;
  2227. } else if (mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_RSS_XOR) {
  2228. priv->rss_hash_fn = ETH_RSS_HASH_XOR;
  2229. } else {
  2230. en_warn(priv,
  2231. "No RSS hash capabilities exposed, using Toeplitz\n");
  2232. priv->rss_hash_fn = ETH_RSS_HASH_TOP;
  2233. }
  2234. mdev->pndev[port] = dev;
  2235. netif_carrier_off(dev);
  2236. mlx4_en_set_default_moderation(priv);
  2237. err = register_netdev(dev);
  2238. if (err) {
  2239. en_err(priv, "Netdev registration failed for port %d\n", port);
  2240. goto out;
  2241. }
  2242. priv->registered = 1;
  2243. en_warn(priv, "Using %d TX rings\n", prof->tx_ring_num);
  2244. en_warn(priv, "Using %d RX rings\n", prof->rx_ring_num);
  2245. mlx4_en_update_loopback_state(priv->dev, priv->dev->features);
  2246. /* Configure port */
  2247. mlx4_en_calc_rx_buf(dev);
  2248. err = mlx4_SET_PORT_general(mdev->dev, priv->port,
  2249. priv->rx_skb_size + ETH_FCS_LEN,
  2250. prof->tx_pause, prof->tx_ppp,
  2251. prof->rx_pause, prof->rx_ppp);
  2252. if (err) {
  2253. en_err(priv, "Failed setting port general configurations for port %d, with error %d\n",
  2254. priv->port, err);
  2255. goto out;
  2256. }
  2257. if (mdev->dev->caps.tunnel_offload_mode == MLX4_TUNNEL_OFFLOAD_MODE_VXLAN) {
  2258. err = mlx4_SET_PORT_VXLAN(mdev->dev, priv->port, VXLAN_STEER_BY_OUTER_MAC, 1);
  2259. if (err) {
  2260. en_err(priv, "Failed setting port L2 tunnel configuration, err %d\n",
  2261. err);
  2262. goto out;
  2263. }
  2264. }
  2265. /* Init port */
  2266. en_warn(priv, "Initializing port\n");
  2267. err = mlx4_INIT_PORT(mdev->dev, priv->port);
  2268. if (err) {
  2269. en_err(priv, "Failed Initializing port\n");
  2270. goto out;
  2271. }
  2272. queue_delayed_work(mdev->workqueue, &priv->stats_task, STATS_DELAY);
  2273. if (mdev->dev->caps.flags2 & MLX4_DEV_CAP_FLAG2_TS)
  2274. queue_delayed_work(mdev->workqueue, &priv->service_task,
  2275. SERVICE_TASK_DELAY);
  2276. return 0;
  2277. out:
  2278. mlx4_en_destroy_netdev(dev);
  2279. return err;
  2280. }
  2281. int mlx4_en_reset_config(struct net_device *dev,
  2282. struct hwtstamp_config ts_config,
  2283. netdev_features_t features)
  2284. {
  2285. struct mlx4_en_priv *priv = netdev_priv(dev);
  2286. struct mlx4_en_dev *mdev = priv->mdev;
  2287. int port_up = 0;
  2288. int err = 0;
  2289. if (priv->hwtstamp_config.tx_type == ts_config.tx_type &&
  2290. priv->hwtstamp_config.rx_filter == ts_config.rx_filter &&
  2291. !DEV_FEATURE_CHANGED(dev, features, NETIF_F_HW_VLAN_CTAG_RX))
  2292. return 0; /* Nothing to change */
  2293. if (DEV_FEATURE_CHANGED(dev, features, NETIF_F_HW_VLAN_CTAG_RX) &&
  2294. (features & NETIF_F_HW_VLAN_CTAG_RX) &&
  2295. (priv->hwtstamp_config.rx_filter != HWTSTAMP_FILTER_NONE)) {
  2296. en_warn(priv, "Can't turn ON rx vlan offload while time-stamping rx filter is ON\n");
  2297. return -EINVAL;
  2298. }
  2299. mutex_lock(&mdev->state_lock);
  2300. if (priv->port_up) {
  2301. port_up = 1;
  2302. mlx4_en_stop_port(dev, 1);
  2303. }
  2304. mlx4_en_free_resources(priv);
  2305. en_warn(priv, "Changing device configuration rx filter(%x) rx vlan(%x)\n",
  2306. ts_config.rx_filter, !!(features & NETIF_F_HW_VLAN_CTAG_RX));
  2307. priv->hwtstamp_config.tx_type = ts_config.tx_type;
  2308. priv->hwtstamp_config.rx_filter = ts_config.rx_filter;
  2309. if (DEV_FEATURE_CHANGED(dev, features, NETIF_F_HW_VLAN_CTAG_RX)) {
  2310. if (features & NETIF_F_HW_VLAN_CTAG_RX)
  2311. dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
  2312. else
  2313. dev->features &= ~NETIF_F_HW_VLAN_CTAG_RX;
  2314. } else if (ts_config.rx_filter == HWTSTAMP_FILTER_NONE) {
  2315. /* RX time-stamping is OFF, update the RX vlan offload
  2316. * to the latest wanted state
  2317. */
  2318. if (dev->wanted_features & NETIF_F_HW_VLAN_CTAG_RX)
  2319. dev->features |= NETIF_F_HW_VLAN_CTAG_RX;
  2320. else
  2321. dev->features &= ~NETIF_F_HW_VLAN_CTAG_RX;
  2322. }
  2323. /* RX vlan offload and RX time-stamping can't co-exist !
  2324. * Regardless of the caller's choice,
  2325. * Turn Off RX vlan offload in case of time-stamping is ON
  2326. */
  2327. if (ts_config.rx_filter != HWTSTAMP_FILTER_NONE) {
  2328. if (dev->features & NETIF_F_HW_VLAN_CTAG_RX)
  2329. en_warn(priv, "Turning off RX vlan offload since RX time-stamping is ON\n");
  2330. dev->features &= ~NETIF_F_HW_VLAN_CTAG_RX;
  2331. }
  2332. err = mlx4_en_alloc_resources(priv);
  2333. if (err) {
  2334. en_err(priv, "Failed reallocating port resources\n");
  2335. goto out;
  2336. }
  2337. if (port_up) {
  2338. err = mlx4_en_start_port(dev);
  2339. if (err)
  2340. en_err(priv, "Failed starting port\n");
  2341. }
  2342. out:
  2343. mutex_unlock(&mdev->state_lock);
  2344. netdev_features_change(dev);
  2345. return err;
  2346. }