bnx2x_stats.c 62 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010
  1. /* bnx2x_stats.c: Broadcom Everest network driver.
  2. *
  3. * Copyright (c) 2007-2013 Broadcom Corporation
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation.
  8. *
  9. * Maintained by: Ariel Elior <ariel.elior@qlogic.com>
  10. * Written by: Eliezer Tamir
  11. * Based on code from Michael Chan's bnx2 driver
  12. * UDP CSUM errata workaround by Arik Gendelman
  13. * Slowpath and fastpath rework by Vladislav Zolotarov
  14. * Statistics and Link management by Yitchak Gertner
  15. *
  16. */
  17. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  18. #include "bnx2x_stats.h"
  19. #include "bnx2x_cmn.h"
  20. #include "bnx2x_sriov.h"
  21. /* Statistics */
  22. /*
  23. * General service functions
  24. */
  25. static inline long bnx2x_hilo(u32 *hiref)
  26. {
  27. u32 lo = *(hiref + 1);
  28. #if (BITS_PER_LONG == 64)
  29. u32 hi = *hiref;
  30. return HILO_U64(hi, lo);
  31. #else
  32. return lo;
  33. #endif
  34. }
  35. static inline u16 bnx2x_get_port_stats_dma_len(struct bnx2x *bp)
  36. {
  37. u16 res = 0;
  38. /* 'newest' convention - shmem2 cotains the size of the port stats */
  39. if (SHMEM2_HAS(bp, sizeof_port_stats)) {
  40. u32 size = SHMEM2_RD(bp, sizeof_port_stats);
  41. if (size)
  42. res = size;
  43. /* prevent newer BC from causing buffer overflow */
  44. if (res > sizeof(struct host_port_stats))
  45. res = sizeof(struct host_port_stats);
  46. }
  47. /* Older convention - all BCs support the port stats' fields up until
  48. * the 'not_used' field
  49. */
  50. if (!res) {
  51. res = offsetof(struct host_port_stats, not_used) + 4;
  52. /* if PFC stats are supported by the MFW, DMA them as well */
  53. if (bp->flags & BC_SUPPORTS_PFC_STATS) {
  54. res += offsetof(struct host_port_stats,
  55. pfc_frames_rx_lo) -
  56. offsetof(struct host_port_stats,
  57. pfc_frames_tx_hi) + 4 ;
  58. }
  59. }
  60. res >>= 2;
  61. WARN_ON(res > 2 * DMAE_LEN32_RD_MAX);
  62. return res;
  63. }
  64. /*
  65. * Init service functions
  66. */
  67. static void bnx2x_dp_stats(struct bnx2x *bp)
  68. {
  69. int i;
  70. DP(BNX2X_MSG_STATS, "dumping stats:\n"
  71. "fw_stats_req\n"
  72. " hdr\n"
  73. " cmd_num %d\n"
  74. " reserved0 %d\n"
  75. " drv_stats_counter %d\n"
  76. " reserved1 %d\n"
  77. " stats_counters_addrs %x %x\n",
  78. bp->fw_stats_req->hdr.cmd_num,
  79. bp->fw_stats_req->hdr.reserved0,
  80. bp->fw_stats_req->hdr.drv_stats_counter,
  81. bp->fw_stats_req->hdr.reserved1,
  82. bp->fw_stats_req->hdr.stats_counters_addrs.hi,
  83. bp->fw_stats_req->hdr.stats_counters_addrs.lo);
  84. for (i = 0; i < bp->fw_stats_req->hdr.cmd_num; i++) {
  85. DP(BNX2X_MSG_STATS,
  86. "query[%d]\n"
  87. " kind %d\n"
  88. " index %d\n"
  89. " funcID %d\n"
  90. " reserved %d\n"
  91. " address %x %x\n",
  92. i, bp->fw_stats_req->query[i].kind,
  93. bp->fw_stats_req->query[i].index,
  94. bp->fw_stats_req->query[i].funcID,
  95. bp->fw_stats_req->query[i].reserved,
  96. bp->fw_stats_req->query[i].address.hi,
  97. bp->fw_stats_req->query[i].address.lo);
  98. }
  99. }
  100. /* Post the next statistics ramrod. Protect it with the spin in
  101. * order to ensure the strict order between statistics ramrods
  102. * (each ramrod has a sequence number passed in a
  103. * bp->fw_stats_req->hdr.drv_stats_counter and ramrods must be
  104. * sent in order).
  105. */
  106. static void bnx2x_storm_stats_post(struct bnx2x *bp)
  107. {
  108. if (!bp->stats_pending) {
  109. int rc;
  110. spin_lock_bh(&bp->stats_lock);
  111. if (bp->stats_pending) {
  112. spin_unlock_bh(&bp->stats_lock);
  113. return;
  114. }
  115. bp->fw_stats_req->hdr.drv_stats_counter =
  116. cpu_to_le16(bp->stats_counter++);
  117. DP(BNX2X_MSG_STATS, "Sending statistics ramrod %d\n",
  118. le16_to_cpu(bp->fw_stats_req->hdr.drv_stats_counter));
  119. /* adjust the ramrod to include VF queues statistics */
  120. bnx2x_iov_adjust_stats_req(bp);
  121. bnx2x_dp_stats(bp);
  122. /* send FW stats ramrod */
  123. rc = bnx2x_sp_post(bp, RAMROD_CMD_ID_COMMON_STAT_QUERY, 0,
  124. U64_HI(bp->fw_stats_req_mapping),
  125. U64_LO(bp->fw_stats_req_mapping),
  126. NONE_CONNECTION_TYPE);
  127. if (rc == 0)
  128. bp->stats_pending = 1;
  129. spin_unlock_bh(&bp->stats_lock);
  130. }
  131. }
  132. static void bnx2x_hw_stats_post(struct bnx2x *bp)
  133. {
  134. struct dmae_command *dmae = &bp->stats_dmae;
  135. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  136. *stats_comp = DMAE_COMP_VAL;
  137. if (CHIP_REV_IS_SLOW(bp))
  138. return;
  139. /* Update MCP's statistics if possible */
  140. if (bp->func_stx)
  141. memcpy(bnx2x_sp(bp, func_stats), &bp->func_stats,
  142. sizeof(bp->func_stats));
  143. /* loader */
  144. if (bp->executer_idx) {
  145. int loader_idx = PMF_DMAE_C(bp);
  146. u32 opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  147. true, DMAE_COMP_GRC);
  148. opcode = bnx2x_dmae_opcode_clr_src_reset(opcode);
  149. memset(dmae, 0, sizeof(struct dmae_command));
  150. dmae->opcode = opcode;
  151. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, dmae[0]));
  152. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, dmae[0]));
  153. dmae->dst_addr_lo = (DMAE_REG_CMD_MEM +
  154. sizeof(struct dmae_command) *
  155. (loader_idx + 1)) >> 2;
  156. dmae->dst_addr_hi = 0;
  157. dmae->len = sizeof(struct dmae_command) >> 2;
  158. if (CHIP_IS_E1(bp))
  159. dmae->len--;
  160. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx + 1] >> 2;
  161. dmae->comp_addr_hi = 0;
  162. dmae->comp_val = 1;
  163. *stats_comp = 0;
  164. bnx2x_post_dmae(bp, dmae, loader_idx);
  165. } else if (bp->func_stx) {
  166. *stats_comp = 0;
  167. bnx2x_issue_dmae_with_comp(bp, dmae, stats_comp);
  168. }
  169. }
  170. static void bnx2x_stats_comp(struct bnx2x *bp)
  171. {
  172. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  173. int cnt = 10;
  174. might_sleep();
  175. while (*stats_comp != DMAE_COMP_VAL) {
  176. if (!cnt) {
  177. BNX2X_ERR("timeout waiting for stats finished\n");
  178. break;
  179. }
  180. cnt--;
  181. usleep_range(1000, 2000);
  182. }
  183. }
  184. /*
  185. * Statistics service functions
  186. */
  187. /* should be called under stats_sema */
  188. static void __bnx2x_stats_pmf_update(struct bnx2x *bp)
  189. {
  190. struct dmae_command *dmae;
  191. u32 opcode;
  192. int loader_idx = PMF_DMAE_C(bp);
  193. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  194. /* sanity */
  195. if (!bp->port.pmf || !bp->port.port_stx) {
  196. BNX2X_ERR("BUG!\n");
  197. return;
  198. }
  199. bp->executer_idx = 0;
  200. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI, false, 0);
  201. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  202. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_GRC);
  203. dmae->src_addr_lo = bp->port.port_stx >> 2;
  204. dmae->src_addr_hi = 0;
  205. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  206. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  207. dmae->len = DMAE_LEN32_RD_MAX;
  208. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  209. dmae->comp_addr_hi = 0;
  210. dmae->comp_val = 1;
  211. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  212. dmae->opcode = bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  213. dmae->src_addr_lo = (bp->port.port_stx >> 2) + DMAE_LEN32_RD_MAX;
  214. dmae->src_addr_hi = 0;
  215. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats) +
  216. DMAE_LEN32_RD_MAX * 4);
  217. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats) +
  218. DMAE_LEN32_RD_MAX * 4);
  219. dmae->len = bnx2x_get_port_stats_dma_len(bp) - DMAE_LEN32_RD_MAX;
  220. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  221. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  222. dmae->comp_val = DMAE_COMP_VAL;
  223. *stats_comp = 0;
  224. bnx2x_hw_stats_post(bp);
  225. bnx2x_stats_comp(bp);
  226. }
  227. static void bnx2x_port_stats_init(struct bnx2x *bp)
  228. {
  229. struct dmae_command *dmae;
  230. int port = BP_PORT(bp);
  231. u32 opcode;
  232. int loader_idx = PMF_DMAE_C(bp);
  233. u32 mac_addr;
  234. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  235. /* sanity */
  236. if (!bp->link_vars.link_up || !bp->port.pmf) {
  237. BNX2X_ERR("BUG!\n");
  238. return;
  239. }
  240. bp->executer_idx = 0;
  241. /* MCP */
  242. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  243. true, DMAE_COMP_GRC);
  244. if (bp->port.port_stx) {
  245. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  246. dmae->opcode = opcode;
  247. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  248. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  249. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  250. dmae->dst_addr_hi = 0;
  251. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  252. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  253. dmae->comp_addr_hi = 0;
  254. dmae->comp_val = 1;
  255. }
  256. if (bp->func_stx) {
  257. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  258. dmae->opcode = opcode;
  259. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  260. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  261. dmae->dst_addr_lo = bp->func_stx >> 2;
  262. dmae->dst_addr_hi = 0;
  263. dmae->len = sizeof(struct host_func_stats) >> 2;
  264. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  265. dmae->comp_addr_hi = 0;
  266. dmae->comp_val = 1;
  267. }
  268. /* MAC */
  269. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  270. true, DMAE_COMP_GRC);
  271. /* EMAC is special */
  272. if (bp->link_vars.mac_type == MAC_TYPE_EMAC) {
  273. mac_addr = (port ? GRCBASE_EMAC1 : GRCBASE_EMAC0);
  274. /* EMAC_REG_EMAC_RX_STAT_AC (EMAC_REG_EMAC_RX_STAT_AC_COUNT)*/
  275. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  276. dmae->opcode = opcode;
  277. dmae->src_addr_lo = (mac_addr +
  278. EMAC_REG_EMAC_RX_STAT_AC) >> 2;
  279. dmae->src_addr_hi = 0;
  280. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  281. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  282. dmae->len = EMAC_REG_EMAC_RX_STAT_AC_COUNT;
  283. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  284. dmae->comp_addr_hi = 0;
  285. dmae->comp_val = 1;
  286. /* EMAC_REG_EMAC_RX_STAT_AC_28 */
  287. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  288. dmae->opcode = opcode;
  289. dmae->src_addr_lo = (mac_addr +
  290. EMAC_REG_EMAC_RX_STAT_AC_28) >> 2;
  291. dmae->src_addr_hi = 0;
  292. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  293. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  294. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  295. offsetof(struct emac_stats, rx_stat_falsecarriererrors));
  296. dmae->len = 1;
  297. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  298. dmae->comp_addr_hi = 0;
  299. dmae->comp_val = 1;
  300. /* EMAC_REG_EMAC_TX_STAT_AC (EMAC_REG_EMAC_TX_STAT_AC_COUNT)*/
  301. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  302. dmae->opcode = opcode;
  303. dmae->src_addr_lo = (mac_addr +
  304. EMAC_REG_EMAC_TX_STAT_AC) >> 2;
  305. dmae->src_addr_hi = 0;
  306. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats) +
  307. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  308. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats) +
  309. offsetof(struct emac_stats, tx_stat_ifhcoutoctets));
  310. dmae->len = EMAC_REG_EMAC_TX_STAT_AC_COUNT;
  311. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  312. dmae->comp_addr_hi = 0;
  313. dmae->comp_val = 1;
  314. } else {
  315. u32 tx_src_addr_lo, rx_src_addr_lo;
  316. u16 rx_len, tx_len;
  317. /* configure the params according to MAC type */
  318. switch (bp->link_vars.mac_type) {
  319. case MAC_TYPE_BMAC:
  320. mac_addr = (port ? NIG_REG_INGRESS_BMAC1_MEM :
  321. NIG_REG_INGRESS_BMAC0_MEM);
  322. /* BIGMAC_REGISTER_TX_STAT_GTPKT ..
  323. BIGMAC_REGISTER_TX_STAT_GTBYT */
  324. if (CHIP_IS_E1x(bp)) {
  325. tx_src_addr_lo = (mac_addr +
  326. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  327. tx_len = (8 + BIGMAC_REGISTER_TX_STAT_GTBYT -
  328. BIGMAC_REGISTER_TX_STAT_GTPKT) >> 2;
  329. rx_src_addr_lo = (mac_addr +
  330. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  331. rx_len = (8 + BIGMAC_REGISTER_RX_STAT_GRIPJ -
  332. BIGMAC_REGISTER_RX_STAT_GR64) >> 2;
  333. } else {
  334. tx_src_addr_lo = (mac_addr +
  335. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  336. tx_len = (8 + BIGMAC2_REGISTER_TX_STAT_GTBYT -
  337. BIGMAC2_REGISTER_TX_STAT_GTPOK) >> 2;
  338. rx_src_addr_lo = (mac_addr +
  339. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  340. rx_len = (8 + BIGMAC2_REGISTER_RX_STAT_GRIPJ -
  341. BIGMAC2_REGISTER_RX_STAT_GR64) >> 2;
  342. }
  343. break;
  344. case MAC_TYPE_UMAC: /* handled by MSTAT */
  345. case MAC_TYPE_XMAC: /* handled by MSTAT */
  346. default:
  347. mac_addr = port ? GRCBASE_MSTAT1 : GRCBASE_MSTAT0;
  348. tx_src_addr_lo = (mac_addr +
  349. MSTAT_REG_TX_STAT_GTXPOK_LO) >> 2;
  350. rx_src_addr_lo = (mac_addr +
  351. MSTAT_REG_RX_STAT_GR64_LO) >> 2;
  352. tx_len = sizeof(bp->slowpath->
  353. mac_stats.mstat_stats.stats_tx) >> 2;
  354. rx_len = sizeof(bp->slowpath->
  355. mac_stats.mstat_stats.stats_rx) >> 2;
  356. break;
  357. }
  358. /* TX stats */
  359. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  360. dmae->opcode = opcode;
  361. dmae->src_addr_lo = tx_src_addr_lo;
  362. dmae->src_addr_hi = 0;
  363. dmae->len = tx_len;
  364. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, mac_stats));
  365. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, mac_stats));
  366. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  367. dmae->comp_addr_hi = 0;
  368. dmae->comp_val = 1;
  369. /* RX stats */
  370. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  371. dmae->opcode = opcode;
  372. dmae->src_addr_hi = 0;
  373. dmae->src_addr_lo = rx_src_addr_lo;
  374. dmae->dst_addr_lo =
  375. U64_LO(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  376. dmae->dst_addr_hi =
  377. U64_HI(bnx2x_sp_mapping(bp, mac_stats) + (tx_len << 2));
  378. dmae->len = rx_len;
  379. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  380. dmae->comp_addr_hi = 0;
  381. dmae->comp_val = 1;
  382. }
  383. /* NIG */
  384. if (!CHIP_IS_E3(bp)) {
  385. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  386. dmae->opcode = opcode;
  387. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT0 :
  388. NIG_REG_STAT0_EGRESS_MAC_PKT0) >> 2;
  389. dmae->src_addr_hi = 0;
  390. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  391. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  392. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  393. offsetof(struct nig_stats, egress_mac_pkt0_lo));
  394. dmae->len = (2*sizeof(u32)) >> 2;
  395. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  396. dmae->comp_addr_hi = 0;
  397. dmae->comp_val = 1;
  398. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  399. dmae->opcode = opcode;
  400. dmae->src_addr_lo = (port ? NIG_REG_STAT1_EGRESS_MAC_PKT1 :
  401. NIG_REG_STAT0_EGRESS_MAC_PKT1) >> 2;
  402. dmae->src_addr_hi = 0;
  403. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats) +
  404. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  405. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats) +
  406. offsetof(struct nig_stats, egress_mac_pkt1_lo));
  407. dmae->len = (2*sizeof(u32)) >> 2;
  408. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  409. dmae->comp_addr_hi = 0;
  410. dmae->comp_val = 1;
  411. }
  412. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  413. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_GRC, DMAE_DST_PCI,
  414. true, DMAE_COMP_PCI);
  415. dmae->src_addr_lo = (port ? NIG_REG_STAT1_BRB_DISCARD :
  416. NIG_REG_STAT0_BRB_DISCARD) >> 2;
  417. dmae->src_addr_hi = 0;
  418. dmae->dst_addr_lo = U64_LO(bnx2x_sp_mapping(bp, nig_stats));
  419. dmae->dst_addr_hi = U64_HI(bnx2x_sp_mapping(bp, nig_stats));
  420. dmae->len = (sizeof(struct nig_stats) - 4*sizeof(u32)) >> 2;
  421. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  422. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  423. dmae->comp_val = DMAE_COMP_VAL;
  424. *stats_comp = 0;
  425. }
  426. static void bnx2x_func_stats_init(struct bnx2x *bp)
  427. {
  428. struct dmae_command *dmae = &bp->stats_dmae;
  429. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  430. /* sanity */
  431. if (!bp->func_stx) {
  432. BNX2X_ERR("BUG!\n");
  433. return;
  434. }
  435. bp->executer_idx = 0;
  436. memset(dmae, 0, sizeof(struct dmae_command));
  437. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  438. true, DMAE_COMP_PCI);
  439. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  440. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  441. dmae->dst_addr_lo = bp->func_stx >> 2;
  442. dmae->dst_addr_hi = 0;
  443. dmae->len = sizeof(struct host_func_stats) >> 2;
  444. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  445. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  446. dmae->comp_val = DMAE_COMP_VAL;
  447. *stats_comp = 0;
  448. }
  449. /* should be called under stats_sema */
  450. static void __bnx2x_stats_start(struct bnx2x *bp)
  451. {
  452. if (IS_PF(bp)) {
  453. if (bp->port.pmf)
  454. bnx2x_port_stats_init(bp);
  455. else if (bp->func_stx)
  456. bnx2x_func_stats_init(bp);
  457. bnx2x_hw_stats_post(bp);
  458. bnx2x_storm_stats_post(bp);
  459. }
  460. bp->stats_started = true;
  461. }
  462. static void bnx2x_stats_start(struct bnx2x *bp)
  463. {
  464. if (down_timeout(&bp->stats_sema, HZ/10))
  465. BNX2X_ERR("Unable to acquire stats lock\n");
  466. __bnx2x_stats_start(bp);
  467. up(&bp->stats_sema);
  468. }
  469. static void bnx2x_stats_pmf_start(struct bnx2x *bp)
  470. {
  471. if (down_timeout(&bp->stats_sema, HZ/10))
  472. BNX2X_ERR("Unable to acquire stats lock\n");
  473. bnx2x_stats_comp(bp);
  474. __bnx2x_stats_pmf_update(bp);
  475. __bnx2x_stats_start(bp);
  476. up(&bp->stats_sema);
  477. }
  478. static void bnx2x_stats_pmf_update(struct bnx2x *bp)
  479. {
  480. if (down_timeout(&bp->stats_sema, HZ/10))
  481. BNX2X_ERR("Unable to acquire stats lock\n");
  482. __bnx2x_stats_pmf_update(bp);
  483. up(&bp->stats_sema);
  484. }
  485. static void bnx2x_stats_restart(struct bnx2x *bp)
  486. {
  487. /* vfs travel through here as part of the statistics FSM, but no action
  488. * is required
  489. */
  490. if (IS_VF(bp))
  491. return;
  492. if (down_timeout(&bp->stats_sema, HZ/10))
  493. BNX2X_ERR("Unable to acquire stats lock\n");
  494. bnx2x_stats_comp(bp);
  495. __bnx2x_stats_start(bp);
  496. up(&bp->stats_sema);
  497. }
  498. static void bnx2x_bmac_stats_update(struct bnx2x *bp)
  499. {
  500. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  501. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  502. struct {
  503. u32 lo;
  504. u32 hi;
  505. } diff;
  506. if (CHIP_IS_E1x(bp)) {
  507. struct bmac1_stats *new = bnx2x_sp(bp, mac_stats.bmac1_stats);
  508. /* the macros below will use "bmac1_stats" type */
  509. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  510. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  511. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  512. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  513. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  514. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  515. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  516. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  517. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  518. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  519. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  520. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  521. UPDATE_STAT64(tx_stat_gt127,
  522. tx_stat_etherstatspkts65octetsto127octets);
  523. UPDATE_STAT64(tx_stat_gt255,
  524. tx_stat_etherstatspkts128octetsto255octets);
  525. UPDATE_STAT64(tx_stat_gt511,
  526. tx_stat_etherstatspkts256octetsto511octets);
  527. UPDATE_STAT64(tx_stat_gt1023,
  528. tx_stat_etherstatspkts512octetsto1023octets);
  529. UPDATE_STAT64(tx_stat_gt1518,
  530. tx_stat_etherstatspkts1024octetsto1522octets);
  531. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  532. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  533. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  534. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  535. UPDATE_STAT64(tx_stat_gterr,
  536. tx_stat_dot3statsinternalmactransmiterrors);
  537. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  538. } else {
  539. struct bmac2_stats *new = bnx2x_sp(bp, mac_stats.bmac2_stats);
  540. /* the macros below will use "bmac2_stats" type */
  541. UPDATE_STAT64(rx_stat_grerb, rx_stat_ifhcinbadoctets);
  542. UPDATE_STAT64(rx_stat_grfcs, rx_stat_dot3statsfcserrors);
  543. UPDATE_STAT64(rx_stat_grund, rx_stat_etherstatsundersizepkts);
  544. UPDATE_STAT64(rx_stat_grovr, rx_stat_dot3statsframestoolong);
  545. UPDATE_STAT64(rx_stat_grfrg, rx_stat_etherstatsfragments);
  546. UPDATE_STAT64(rx_stat_grjbr, rx_stat_etherstatsjabbers);
  547. UPDATE_STAT64(rx_stat_grxcf, rx_stat_maccontrolframesreceived);
  548. UPDATE_STAT64(rx_stat_grxpf, rx_stat_xoffstateentered);
  549. UPDATE_STAT64(rx_stat_grxpf, rx_stat_mac_xpf);
  550. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_outxoffsent);
  551. UPDATE_STAT64(tx_stat_gtxpf, tx_stat_flowcontroldone);
  552. UPDATE_STAT64(tx_stat_gt64, tx_stat_etherstatspkts64octets);
  553. UPDATE_STAT64(tx_stat_gt127,
  554. tx_stat_etherstatspkts65octetsto127octets);
  555. UPDATE_STAT64(tx_stat_gt255,
  556. tx_stat_etherstatspkts128octetsto255octets);
  557. UPDATE_STAT64(tx_stat_gt511,
  558. tx_stat_etherstatspkts256octetsto511octets);
  559. UPDATE_STAT64(tx_stat_gt1023,
  560. tx_stat_etherstatspkts512octetsto1023octets);
  561. UPDATE_STAT64(tx_stat_gt1518,
  562. tx_stat_etherstatspkts1024octetsto1522octets);
  563. UPDATE_STAT64(tx_stat_gt2047, tx_stat_mac_2047);
  564. UPDATE_STAT64(tx_stat_gt4095, tx_stat_mac_4095);
  565. UPDATE_STAT64(tx_stat_gt9216, tx_stat_mac_9216);
  566. UPDATE_STAT64(tx_stat_gt16383, tx_stat_mac_16383);
  567. UPDATE_STAT64(tx_stat_gterr,
  568. tx_stat_dot3statsinternalmactransmiterrors);
  569. UPDATE_STAT64(tx_stat_gtufl, tx_stat_mac_ufl);
  570. /* collect PFC stats */
  571. pstats->pfc_frames_tx_hi = new->tx_stat_gtpp_hi;
  572. pstats->pfc_frames_tx_lo = new->tx_stat_gtpp_lo;
  573. pstats->pfc_frames_rx_hi = new->rx_stat_grpp_hi;
  574. pstats->pfc_frames_rx_lo = new->rx_stat_grpp_lo;
  575. }
  576. estats->pause_frames_received_hi =
  577. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  578. estats->pause_frames_received_lo =
  579. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  580. estats->pause_frames_sent_hi =
  581. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  582. estats->pause_frames_sent_lo =
  583. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  584. estats->pfc_frames_received_hi =
  585. pstats->pfc_frames_rx_hi;
  586. estats->pfc_frames_received_lo =
  587. pstats->pfc_frames_rx_lo;
  588. estats->pfc_frames_sent_hi =
  589. pstats->pfc_frames_tx_hi;
  590. estats->pfc_frames_sent_lo =
  591. pstats->pfc_frames_tx_lo;
  592. }
  593. static void bnx2x_mstat_stats_update(struct bnx2x *bp)
  594. {
  595. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  596. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  597. struct mstat_stats *new = bnx2x_sp(bp, mac_stats.mstat_stats);
  598. ADD_STAT64(stats_rx.rx_grerb, rx_stat_ifhcinbadoctets);
  599. ADD_STAT64(stats_rx.rx_grfcs, rx_stat_dot3statsfcserrors);
  600. ADD_STAT64(stats_rx.rx_grund, rx_stat_etherstatsundersizepkts);
  601. ADD_STAT64(stats_rx.rx_grovr, rx_stat_dot3statsframestoolong);
  602. ADD_STAT64(stats_rx.rx_grfrg, rx_stat_etherstatsfragments);
  603. ADD_STAT64(stats_rx.rx_grxcf, rx_stat_maccontrolframesreceived);
  604. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_xoffstateentered);
  605. ADD_STAT64(stats_rx.rx_grxpf, rx_stat_mac_xpf);
  606. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_outxoffsent);
  607. ADD_STAT64(stats_tx.tx_gtxpf, tx_stat_flowcontroldone);
  608. /* collect pfc stats */
  609. ADD_64(pstats->pfc_frames_tx_hi, new->stats_tx.tx_gtxpp_hi,
  610. pstats->pfc_frames_tx_lo, new->stats_tx.tx_gtxpp_lo);
  611. ADD_64(pstats->pfc_frames_rx_hi, new->stats_rx.rx_grxpp_hi,
  612. pstats->pfc_frames_rx_lo, new->stats_rx.rx_grxpp_lo);
  613. ADD_STAT64(stats_tx.tx_gt64, tx_stat_etherstatspkts64octets);
  614. ADD_STAT64(stats_tx.tx_gt127,
  615. tx_stat_etherstatspkts65octetsto127octets);
  616. ADD_STAT64(stats_tx.tx_gt255,
  617. tx_stat_etherstatspkts128octetsto255octets);
  618. ADD_STAT64(stats_tx.tx_gt511,
  619. tx_stat_etherstatspkts256octetsto511octets);
  620. ADD_STAT64(stats_tx.tx_gt1023,
  621. tx_stat_etherstatspkts512octetsto1023octets);
  622. ADD_STAT64(stats_tx.tx_gt1518,
  623. tx_stat_etherstatspkts1024octetsto1522octets);
  624. ADD_STAT64(stats_tx.tx_gt2047, tx_stat_mac_2047);
  625. ADD_STAT64(stats_tx.tx_gt4095, tx_stat_mac_4095);
  626. ADD_STAT64(stats_tx.tx_gt9216, tx_stat_mac_9216);
  627. ADD_STAT64(stats_tx.tx_gt16383, tx_stat_mac_16383);
  628. ADD_STAT64(stats_tx.tx_gterr,
  629. tx_stat_dot3statsinternalmactransmiterrors);
  630. ADD_STAT64(stats_tx.tx_gtufl, tx_stat_mac_ufl);
  631. estats->etherstatspkts1024octetsto1522octets_hi =
  632. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_hi;
  633. estats->etherstatspkts1024octetsto1522octets_lo =
  634. pstats->mac_stx[1].tx_stat_etherstatspkts1024octetsto1522octets_lo;
  635. estats->etherstatspktsover1522octets_hi =
  636. pstats->mac_stx[1].tx_stat_mac_2047_hi;
  637. estats->etherstatspktsover1522octets_lo =
  638. pstats->mac_stx[1].tx_stat_mac_2047_lo;
  639. ADD_64(estats->etherstatspktsover1522octets_hi,
  640. pstats->mac_stx[1].tx_stat_mac_4095_hi,
  641. estats->etherstatspktsover1522octets_lo,
  642. pstats->mac_stx[1].tx_stat_mac_4095_lo);
  643. ADD_64(estats->etherstatspktsover1522octets_hi,
  644. pstats->mac_stx[1].tx_stat_mac_9216_hi,
  645. estats->etherstatspktsover1522octets_lo,
  646. pstats->mac_stx[1].tx_stat_mac_9216_lo);
  647. ADD_64(estats->etherstatspktsover1522octets_hi,
  648. pstats->mac_stx[1].tx_stat_mac_16383_hi,
  649. estats->etherstatspktsover1522octets_lo,
  650. pstats->mac_stx[1].tx_stat_mac_16383_lo);
  651. estats->pause_frames_received_hi =
  652. pstats->mac_stx[1].rx_stat_mac_xpf_hi;
  653. estats->pause_frames_received_lo =
  654. pstats->mac_stx[1].rx_stat_mac_xpf_lo;
  655. estats->pause_frames_sent_hi =
  656. pstats->mac_stx[1].tx_stat_outxoffsent_hi;
  657. estats->pause_frames_sent_lo =
  658. pstats->mac_stx[1].tx_stat_outxoffsent_lo;
  659. estats->pfc_frames_received_hi =
  660. pstats->pfc_frames_rx_hi;
  661. estats->pfc_frames_received_lo =
  662. pstats->pfc_frames_rx_lo;
  663. estats->pfc_frames_sent_hi =
  664. pstats->pfc_frames_tx_hi;
  665. estats->pfc_frames_sent_lo =
  666. pstats->pfc_frames_tx_lo;
  667. }
  668. static void bnx2x_emac_stats_update(struct bnx2x *bp)
  669. {
  670. struct emac_stats *new = bnx2x_sp(bp, mac_stats.emac_stats);
  671. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  672. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  673. UPDATE_EXTEND_STAT(rx_stat_ifhcinbadoctets);
  674. UPDATE_EXTEND_STAT(tx_stat_ifhcoutbadoctets);
  675. UPDATE_EXTEND_STAT(rx_stat_dot3statsfcserrors);
  676. UPDATE_EXTEND_STAT(rx_stat_dot3statsalignmenterrors);
  677. UPDATE_EXTEND_STAT(rx_stat_dot3statscarriersenseerrors);
  678. UPDATE_EXTEND_STAT(rx_stat_falsecarriererrors);
  679. UPDATE_EXTEND_STAT(rx_stat_etherstatsundersizepkts);
  680. UPDATE_EXTEND_STAT(rx_stat_dot3statsframestoolong);
  681. UPDATE_EXTEND_STAT(rx_stat_etherstatsfragments);
  682. UPDATE_EXTEND_STAT(rx_stat_etherstatsjabbers);
  683. UPDATE_EXTEND_STAT(rx_stat_maccontrolframesreceived);
  684. UPDATE_EXTEND_STAT(rx_stat_xoffstateentered);
  685. UPDATE_EXTEND_STAT(rx_stat_xonpauseframesreceived);
  686. UPDATE_EXTEND_STAT(rx_stat_xoffpauseframesreceived);
  687. UPDATE_EXTEND_STAT(tx_stat_outxonsent);
  688. UPDATE_EXTEND_STAT(tx_stat_outxoffsent);
  689. UPDATE_EXTEND_STAT(tx_stat_flowcontroldone);
  690. UPDATE_EXTEND_STAT(tx_stat_etherstatscollisions);
  691. UPDATE_EXTEND_STAT(tx_stat_dot3statssinglecollisionframes);
  692. UPDATE_EXTEND_STAT(tx_stat_dot3statsmultiplecollisionframes);
  693. UPDATE_EXTEND_STAT(tx_stat_dot3statsdeferredtransmissions);
  694. UPDATE_EXTEND_STAT(tx_stat_dot3statsexcessivecollisions);
  695. UPDATE_EXTEND_STAT(tx_stat_dot3statslatecollisions);
  696. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts64octets);
  697. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts65octetsto127octets);
  698. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts128octetsto255octets);
  699. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts256octetsto511octets);
  700. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts512octetsto1023octets);
  701. UPDATE_EXTEND_STAT(tx_stat_etherstatspkts1024octetsto1522octets);
  702. UPDATE_EXTEND_STAT(tx_stat_etherstatspktsover1522octets);
  703. UPDATE_EXTEND_STAT(tx_stat_dot3statsinternalmactransmiterrors);
  704. estats->pause_frames_received_hi =
  705. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_hi;
  706. estats->pause_frames_received_lo =
  707. pstats->mac_stx[1].rx_stat_xonpauseframesreceived_lo;
  708. ADD_64(estats->pause_frames_received_hi,
  709. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_hi,
  710. estats->pause_frames_received_lo,
  711. pstats->mac_stx[1].rx_stat_xoffpauseframesreceived_lo);
  712. estats->pause_frames_sent_hi =
  713. pstats->mac_stx[1].tx_stat_outxonsent_hi;
  714. estats->pause_frames_sent_lo =
  715. pstats->mac_stx[1].tx_stat_outxonsent_lo;
  716. ADD_64(estats->pause_frames_sent_hi,
  717. pstats->mac_stx[1].tx_stat_outxoffsent_hi,
  718. estats->pause_frames_sent_lo,
  719. pstats->mac_stx[1].tx_stat_outxoffsent_lo);
  720. }
  721. static int bnx2x_hw_stats_update(struct bnx2x *bp)
  722. {
  723. struct nig_stats *new = bnx2x_sp(bp, nig_stats);
  724. struct nig_stats *old = &(bp->port.old_nig_stats);
  725. struct host_port_stats *pstats = bnx2x_sp(bp, port_stats);
  726. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  727. struct {
  728. u32 lo;
  729. u32 hi;
  730. } diff;
  731. switch (bp->link_vars.mac_type) {
  732. case MAC_TYPE_BMAC:
  733. bnx2x_bmac_stats_update(bp);
  734. break;
  735. case MAC_TYPE_EMAC:
  736. bnx2x_emac_stats_update(bp);
  737. break;
  738. case MAC_TYPE_UMAC:
  739. case MAC_TYPE_XMAC:
  740. bnx2x_mstat_stats_update(bp);
  741. break;
  742. case MAC_TYPE_NONE: /* unreached */
  743. DP(BNX2X_MSG_STATS,
  744. "stats updated by DMAE but no MAC active\n");
  745. return -1;
  746. default: /* unreached */
  747. BNX2X_ERR("Unknown MAC type\n");
  748. }
  749. ADD_EXTEND_64(pstats->brb_drop_hi, pstats->brb_drop_lo,
  750. new->brb_discard - old->brb_discard);
  751. ADD_EXTEND_64(estats->brb_truncate_hi, estats->brb_truncate_lo,
  752. new->brb_truncate - old->brb_truncate);
  753. if (!CHIP_IS_E3(bp)) {
  754. UPDATE_STAT64_NIG(egress_mac_pkt0,
  755. etherstatspkts1024octetsto1522octets);
  756. UPDATE_STAT64_NIG(egress_mac_pkt1,
  757. etherstatspktsover1522octets);
  758. }
  759. memcpy(old, new, sizeof(struct nig_stats));
  760. memcpy(&(estats->rx_stat_ifhcinbadoctets_hi), &(pstats->mac_stx[1]),
  761. sizeof(struct mac_stx));
  762. estats->brb_drop_hi = pstats->brb_drop_hi;
  763. estats->brb_drop_lo = pstats->brb_drop_lo;
  764. pstats->host_port_stats_counter++;
  765. if (CHIP_IS_E3(bp)) {
  766. u32 lpi_reg = BP_PORT(bp) ? MISC_REG_CPMU_LP_SM_ENT_CNT_P1
  767. : MISC_REG_CPMU_LP_SM_ENT_CNT_P0;
  768. estats->eee_tx_lpi += REG_RD(bp, lpi_reg);
  769. }
  770. if (!BP_NOMCP(bp)) {
  771. u32 nig_timer_max =
  772. SHMEM_RD(bp, port_mb[BP_PORT(bp)].stat_nig_timer);
  773. if (nig_timer_max != estats->nig_timer_max) {
  774. estats->nig_timer_max = nig_timer_max;
  775. BNX2X_ERR("NIG timer max (%u)\n",
  776. estats->nig_timer_max);
  777. }
  778. }
  779. return 0;
  780. }
  781. static int bnx2x_storm_stats_validate_counters(struct bnx2x *bp)
  782. {
  783. struct stats_counter *counters = &bp->fw_stats_data->storm_counters;
  784. u16 cur_stats_counter;
  785. /* Make sure we use the value of the counter
  786. * used for sending the last stats ramrod.
  787. */
  788. cur_stats_counter = bp->stats_counter - 1;
  789. /* are storm stats valid? */
  790. if (le16_to_cpu(counters->xstats_counter) != cur_stats_counter) {
  791. DP(BNX2X_MSG_STATS,
  792. "stats not updated by xstorm xstorm counter (0x%x) != stats_counter (0x%x)\n",
  793. le16_to_cpu(counters->xstats_counter), bp->stats_counter);
  794. return -EAGAIN;
  795. }
  796. if (le16_to_cpu(counters->ustats_counter) != cur_stats_counter) {
  797. DP(BNX2X_MSG_STATS,
  798. "stats not updated by ustorm ustorm counter (0x%x) != stats_counter (0x%x)\n",
  799. le16_to_cpu(counters->ustats_counter), bp->stats_counter);
  800. return -EAGAIN;
  801. }
  802. if (le16_to_cpu(counters->cstats_counter) != cur_stats_counter) {
  803. DP(BNX2X_MSG_STATS,
  804. "stats not updated by cstorm cstorm counter (0x%x) != stats_counter (0x%x)\n",
  805. le16_to_cpu(counters->cstats_counter), bp->stats_counter);
  806. return -EAGAIN;
  807. }
  808. if (le16_to_cpu(counters->tstats_counter) != cur_stats_counter) {
  809. DP(BNX2X_MSG_STATS,
  810. "stats not updated by tstorm tstorm counter (0x%x) != stats_counter (0x%x)\n",
  811. le16_to_cpu(counters->tstats_counter), bp->stats_counter);
  812. return -EAGAIN;
  813. }
  814. return 0;
  815. }
  816. static int bnx2x_storm_stats_update(struct bnx2x *bp)
  817. {
  818. struct tstorm_per_port_stats *tport =
  819. &bp->fw_stats_data->port.tstorm_port_statistics;
  820. struct tstorm_per_pf_stats *tfunc =
  821. &bp->fw_stats_data->pf.tstorm_pf_statistics;
  822. struct host_func_stats *fstats = &bp->func_stats;
  823. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  824. struct bnx2x_eth_stats_old *estats_old = &bp->eth_stats_old;
  825. int i;
  826. /* vfs stat counter is managed by pf */
  827. if (IS_PF(bp) && bnx2x_storm_stats_validate_counters(bp))
  828. return -EAGAIN;
  829. estats->error_bytes_received_hi = 0;
  830. estats->error_bytes_received_lo = 0;
  831. for_each_eth_queue(bp, i) {
  832. struct bnx2x_fastpath *fp = &bp->fp[i];
  833. struct tstorm_per_queue_stats *tclient =
  834. &bp->fw_stats_data->queue_stats[i].
  835. tstorm_queue_statistics;
  836. struct tstorm_per_queue_stats *old_tclient =
  837. &bnx2x_fp_stats(bp, fp)->old_tclient;
  838. struct ustorm_per_queue_stats *uclient =
  839. &bp->fw_stats_data->queue_stats[i].
  840. ustorm_queue_statistics;
  841. struct ustorm_per_queue_stats *old_uclient =
  842. &bnx2x_fp_stats(bp, fp)->old_uclient;
  843. struct xstorm_per_queue_stats *xclient =
  844. &bp->fw_stats_data->queue_stats[i].
  845. xstorm_queue_statistics;
  846. struct xstorm_per_queue_stats *old_xclient =
  847. &bnx2x_fp_stats(bp, fp)->old_xclient;
  848. struct bnx2x_eth_q_stats *qstats =
  849. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  850. struct bnx2x_eth_q_stats_old *qstats_old =
  851. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  852. u32 diff;
  853. DP(BNX2X_MSG_STATS, "queue[%d]: ucast_sent 0x%x, bcast_sent 0x%x mcast_sent 0x%x\n",
  854. i, xclient->ucast_pkts_sent,
  855. xclient->bcast_pkts_sent, xclient->mcast_pkts_sent);
  856. DP(BNX2X_MSG_STATS, "---------------\n");
  857. UPDATE_QSTAT(tclient->rcv_bcast_bytes,
  858. total_broadcast_bytes_received);
  859. UPDATE_QSTAT(tclient->rcv_mcast_bytes,
  860. total_multicast_bytes_received);
  861. UPDATE_QSTAT(tclient->rcv_ucast_bytes,
  862. total_unicast_bytes_received);
  863. /*
  864. * sum to total_bytes_received all
  865. * unicast/multicast/broadcast
  866. */
  867. qstats->total_bytes_received_hi =
  868. qstats->total_broadcast_bytes_received_hi;
  869. qstats->total_bytes_received_lo =
  870. qstats->total_broadcast_bytes_received_lo;
  871. ADD_64(qstats->total_bytes_received_hi,
  872. qstats->total_multicast_bytes_received_hi,
  873. qstats->total_bytes_received_lo,
  874. qstats->total_multicast_bytes_received_lo);
  875. ADD_64(qstats->total_bytes_received_hi,
  876. qstats->total_unicast_bytes_received_hi,
  877. qstats->total_bytes_received_lo,
  878. qstats->total_unicast_bytes_received_lo);
  879. qstats->valid_bytes_received_hi =
  880. qstats->total_bytes_received_hi;
  881. qstats->valid_bytes_received_lo =
  882. qstats->total_bytes_received_lo;
  883. UPDATE_EXTEND_TSTAT(rcv_ucast_pkts,
  884. total_unicast_packets_received);
  885. UPDATE_EXTEND_TSTAT(rcv_mcast_pkts,
  886. total_multicast_packets_received);
  887. UPDATE_EXTEND_TSTAT(rcv_bcast_pkts,
  888. total_broadcast_packets_received);
  889. UPDATE_EXTEND_E_TSTAT(pkts_too_big_discard,
  890. etherstatsoverrsizepkts, 32);
  891. UPDATE_EXTEND_E_TSTAT(no_buff_discard, no_buff_discard, 16);
  892. SUB_EXTEND_USTAT(ucast_no_buff_pkts,
  893. total_unicast_packets_received);
  894. SUB_EXTEND_USTAT(mcast_no_buff_pkts,
  895. total_multicast_packets_received);
  896. SUB_EXTEND_USTAT(bcast_no_buff_pkts,
  897. total_broadcast_packets_received);
  898. UPDATE_EXTEND_E_USTAT(ucast_no_buff_pkts, no_buff_discard);
  899. UPDATE_EXTEND_E_USTAT(mcast_no_buff_pkts, no_buff_discard);
  900. UPDATE_EXTEND_E_USTAT(bcast_no_buff_pkts, no_buff_discard);
  901. UPDATE_QSTAT(xclient->bcast_bytes_sent,
  902. total_broadcast_bytes_transmitted);
  903. UPDATE_QSTAT(xclient->mcast_bytes_sent,
  904. total_multicast_bytes_transmitted);
  905. UPDATE_QSTAT(xclient->ucast_bytes_sent,
  906. total_unicast_bytes_transmitted);
  907. /*
  908. * sum to total_bytes_transmitted all
  909. * unicast/multicast/broadcast
  910. */
  911. qstats->total_bytes_transmitted_hi =
  912. qstats->total_unicast_bytes_transmitted_hi;
  913. qstats->total_bytes_transmitted_lo =
  914. qstats->total_unicast_bytes_transmitted_lo;
  915. ADD_64(qstats->total_bytes_transmitted_hi,
  916. qstats->total_broadcast_bytes_transmitted_hi,
  917. qstats->total_bytes_transmitted_lo,
  918. qstats->total_broadcast_bytes_transmitted_lo);
  919. ADD_64(qstats->total_bytes_transmitted_hi,
  920. qstats->total_multicast_bytes_transmitted_hi,
  921. qstats->total_bytes_transmitted_lo,
  922. qstats->total_multicast_bytes_transmitted_lo);
  923. UPDATE_EXTEND_XSTAT(ucast_pkts_sent,
  924. total_unicast_packets_transmitted);
  925. UPDATE_EXTEND_XSTAT(mcast_pkts_sent,
  926. total_multicast_packets_transmitted);
  927. UPDATE_EXTEND_XSTAT(bcast_pkts_sent,
  928. total_broadcast_packets_transmitted);
  929. UPDATE_EXTEND_TSTAT(checksum_discard,
  930. total_packets_received_checksum_discarded);
  931. UPDATE_EXTEND_TSTAT(ttl0_discard,
  932. total_packets_received_ttl0_discarded);
  933. UPDATE_EXTEND_XSTAT(error_drop_pkts,
  934. total_transmitted_dropped_packets_error);
  935. /* TPA aggregations completed */
  936. UPDATE_EXTEND_E_USTAT(coalesced_events, total_tpa_aggregations);
  937. /* Number of network frames aggregated by TPA */
  938. UPDATE_EXTEND_E_USTAT(coalesced_pkts,
  939. total_tpa_aggregated_frames);
  940. /* Total number of bytes in completed TPA aggregations */
  941. UPDATE_QSTAT(uclient->coalesced_bytes, total_tpa_bytes);
  942. UPDATE_ESTAT_QSTAT_64(total_tpa_bytes);
  943. UPDATE_FSTAT_QSTAT(total_bytes_received);
  944. UPDATE_FSTAT_QSTAT(total_bytes_transmitted);
  945. UPDATE_FSTAT_QSTAT(total_unicast_packets_received);
  946. UPDATE_FSTAT_QSTAT(total_multicast_packets_received);
  947. UPDATE_FSTAT_QSTAT(total_broadcast_packets_received);
  948. UPDATE_FSTAT_QSTAT(total_unicast_packets_transmitted);
  949. UPDATE_FSTAT_QSTAT(total_multicast_packets_transmitted);
  950. UPDATE_FSTAT_QSTAT(total_broadcast_packets_transmitted);
  951. UPDATE_FSTAT_QSTAT(valid_bytes_received);
  952. }
  953. ADD_64(estats->total_bytes_received_hi,
  954. estats->rx_stat_ifhcinbadoctets_hi,
  955. estats->total_bytes_received_lo,
  956. estats->rx_stat_ifhcinbadoctets_lo);
  957. ADD_64_LE(estats->total_bytes_received_hi,
  958. tfunc->rcv_error_bytes.hi,
  959. estats->total_bytes_received_lo,
  960. tfunc->rcv_error_bytes.lo);
  961. ADD_64_LE(estats->error_bytes_received_hi,
  962. tfunc->rcv_error_bytes.hi,
  963. estats->error_bytes_received_lo,
  964. tfunc->rcv_error_bytes.lo);
  965. UPDATE_ESTAT(etherstatsoverrsizepkts, rx_stat_dot3statsframestoolong);
  966. ADD_64(estats->error_bytes_received_hi,
  967. estats->rx_stat_ifhcinbadoctets_hi,
  968. estats->error_bytes_received_lo,
  969. estats->rx_stat_ifhcinbadoctets_lo);
  970. if (bp->port.pmf) {
  971. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  972. UPDATE_FW_STAT(mac_filter_discard);
  973. UPDATE_FW_STAT(mf_tag_discard);
  974. UPDATE_FW_STAT(brb_truncate_discard);
  975. UPDATE_FW_STAT(mac_discard);
  976. }
  977. fstats->host_func_stats_start = ++fstats->host_func_stats_end;
  978. bp->stats_pending = 0;
  979. return 0;
  980. }
  981. static void bnx2x_net_stats_update(struct bnx2x *bp)
  982. {
  983. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  984. struct net_device_stats *nstats = &bp->dev->stats;
  985. unsigned long tmp;
  986. int i;
  987. nstats->rx_packets =
  988. bnx2x_hilo(&estats->total_unicast_packets_received_hi) +
  989. bnx2x_hilo(&estats->total_multicast_packets_received_hi) +
  990. bnx2x_hilo(&estats->total_broadcast_packets_received_hi);
  991. nstats->tx_packets =
  992. bnx2x_hilo(&estats->total_unicast_packets_transmitted_hi) +
  993. bnx2x_hilo(&estats->total_multicast_packets_transmitted_hi) +
  994. bnx2x_hilo(&estats->total_broadcast_packets_transmitted_hi);
  995. nstats->rx_bytes = bnx2x_hilo(&estats->total_bytes_received_hi);
  996. nstats->tx_bytes = bnx2x_hilo(&estats->total_bytes_transmitted_hi);
  997. tmp = estats->mac_discard;
  998. for_each_rx_queue(bp, i) {
  999. struct tstorm_per_queue_stats *old_tclient =
  1000. &bp->fp_stats[i].old_tclient;
  1001. tmp += le32_to_cpu(old_tclient->checksum_discard);
  1002. }
  1003. nstats->rx_dropped = tmp + bp->net_stats_old.rx_dropped;
  1004. nstats->tx_dropped = 0;
  1005. nstats->multicast =
  1006. bnx2x_hilo(&estats->total_multicast_packets_received_hi);
  1007. nstats->collisions =
  1008. bnx2x_hilo(&estats->tx_stat_etherstatscollisions_hi);
  1009. nstats->rx_length_errors =
  1010. bnx2x_hilo(&estats->rx_stat_etherstatsundersizepkts_hi) +
  1011. bnx2x_hilo(&estats->etherstatsoverrsizepkts_hi);
  1012. nstats->rx_over_errors = bnx2x_hilo(&estats->brb_drop_hi) +
  1013. bnx2x_hilo(&estats->brb_truncate_hi);
  1014. nstats->rx_crc_errors =
  1015. bnx2x_hilo(&estats->rx_stat_dot3statsfcserrors_hi);
  1016. nstats->rx_frame_errors =
  1017. bnx2x_hilo(&estats->rx_stat_dot3statsalignmenterrors_hi);
  1018. nstats->rx_fifo_errors = bnx2x_hilo(&estats->no_buff_discard_hi);
  1019. nstats->rx_missed_errors = 0;
  1020. nstats->rx_errors = nstats->rx_length_errors +
  1021. nstats->rx_over_errors +
  1022. nstats->rx_crc_errors +
  1023. nstats->rx_frame_errors +
  1024. nstats->rx_fifo_errors +
  1025. nstats->rx_missed_errors;
  1026. nstats->tx_aborted_errors =
  1027. bnx2x_hilo(&estats->tx_stat_dot3statslatecollisions_hi) +
  1028. bnx2x_hilo(&estats->tx_stat_dot3statsexcessivecollisions_hi);
  1029. nstats->tx_carrier_errors =
  1030. bnx2x_hilo(&estats->rx_stat_dot3statscarriersenseerrors_hi);
  1031. nstats->tx_fifo_errors = 0;
  1032. nstats->tx_heartbeat_errors = 0;
  1033. nstats->tx_window_errors = 0;
  1034. nstats->tx_errors = nstats->tx_aborted_errors +
  1035. nstats->tx_carrier_errors +
  1036. bnx2x_hilo(&estats->tx_stat_dot3statsinternalmactransmiterrors_hi);
  1037. }
  1038. static void bnx2x_drv_stats_update(struct bnx2x *bp)
  1039. {
  1040. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1041. int i;
  1042. for_each_queue(bp, i) {
  1043. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1044. struct bnx2x_eth_q_stats_old *qstats_old =
  1045. &bp->fp_stats[i].eth_q_stats_old;
  1046. UPDATE_ESTAT_QSTAT(driver_xoff);
  1047. UPDATE_ESTAT_QSTAT(rx_err_discard_pkt);
  1048. UPDATE_ESTAT_QSTAT(rx_skb_alloc_failed);
  1049. UPDATE_ESTAT_QSTAT(hw_csum_err);
  1050. UPDATE_ESTAT_QSTAT(driver_filtered_tx_pkt);
  1051. }
  1052. }
  1053. static bool bnx2x_edebug_stats_stopped(struct bnx2x *bp)
  1054. {
  1055. u32 val;
  1056. if (SHMEM2_HAS(bp, edebug_driver_if[1])) {
  1057. val = SHMEM2_RD(bp, edebug_driver_if[1]);
  1058. if (val == EDEBUG_DRIVER_IF_OP_CODE_DISABLE_STAT)
  1059. return true;
  1060. }
  1061. return false;
  1062. }
  1063. static void bnx2x_stats_update(struct bnx2x *bp)
  1064. {
  1065. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1066. /* we run update from timer context, so give up
  1067. * if somebody is in the middle of transition
  1068. */
  1069. if (down_trylock(&bp->stats_sema))
  1070. return;
  1071. if (bnx2x_edebug_stats_stopped(bp) || !bp->stats_started)
  1072. goto out;
  1073. if (IS_PF(bp)) {
  1074. if (*stats_comp != DMAE_COMP_VAL)
  1075. goto out;
  1076. if (bp->port.pmf)
  1077. bnx2x_hw_stats_update(bp);
  1078. if (bnx2x_storm_stats_update(bp)) {
  1079. if (bp->stats_pending++ == 3) {
  1080. BNX2X_ERR("storm stats were not updated for 3 times\n");
  1081. bnx2x_panic();
  1082. }
  1083. goto out;
  1084. }
  1085. } else {
  1086. /* vf doesn't collect HW statistics, and doesn't get completions
  1087. * perform only update
  1088. */
  1089. bnx2x_storm_stats_update(bp);
  1090. }
  1091. bnx2x_net_stats_update(bp);
  1092. bnx2x_drv_stats_update(bp);
  1093. /* vf is done */
  1094. if (IS_VF(bp))
  1095. goto out;
  1096. if (netif_msg_timer(bp)) {
  1097. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1098. netdev_dbg(bp->dev, "brb drops %u brb truncate %u\n",
  1099. estats->brb_drop_lo, estats->brb_truncate_lo);
  1100. }
  1101. bnx2x_hw_stats_post(bp);
  1102. bnx2x_storm_stats_post(bp);
  1103. out:
  1104. up(&bp->stats_sema);
  1105. }
  1106. static void bnx2x_port_stats_stop(struct bnx2x *bp)
  1107. {
  1108. struct dmae_command *dmae;
  1109. u32 opcode;
  1110. int loader_idx = PMF_DMAE_C(bp);
  1111. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1112. bp->executer_idx = 0;
  1113. opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC, false, 0);
  1114. if (bp->port.port_stx) {
  1115. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1116. if (bp->func_stx)
  1117. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1118. opcode, DMAE_COMP_GRC);
  1119. else
  1120. dmae->opcode = bnx2x_dmae_opcode_add_comp(
  1121. opcode, DMAE_COMP_PCI);
  1122. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1123. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1124. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1125. dmae->dst_addr_hi = 0;
  1126. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1127. if (bp->func_stx) {
  1128. dmae->comp_addr_lo = dmae_reg_go_c[loader_idx] >> 2;
  1129. dmae->comp_addr_hi = 0;
  1130. dmae->comp_val = 1;
  1131. } else {
  1132. dmae->comp_addr_lo =
  1133. U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1134. dmae->comp_addr_hi =
  1135. U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1136. dmae->comp_val = DMAE_COMP_VAL;
  1137. *stats_comp = 0;
  1138. }
  1139. }
  1140. if (bp->func_stx) {
  1141. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1142. dmae->opcode =
  1143. bnx2x_dmae_opcode_add_comp(opcode, DMAE_COMP_PCI);
  1144. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, func_stats));
  1145. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, func_stats));
  1146. dmae->dst_addr_lo = bp->func_stx >> 2;
  1147. dmae->dst_addr_hi = 0;
  1148. dmae->len = sizeof(struct host_func_stats) >> 2;
  1149. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1150. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1151. dmae->comp_val = DMAE_COMP_VAL;
  1152. *stats_comp = 0;
  1153. }
  1154. }
  1155. static void bnx2x_stats_stop(struct bnx2x *bp)
  1156. {
  1157. int update = 0;
  1158. if (down_timeout(&bp->stats_sema, HZ/10))
  1159. BNX2X_ERR("Unable to acquire stats lock\n");
  1160. bp->stats_started = false;
  1161. bnx2x_stats_comp(bp);
  1162. if (bp->port.pmf)
  1163. update = (bnx2x_hw_stats_update(bp) == 0);
  1164. update |= (bnx2x_storm_stats_update(bp) == 0);
  1165. if (update) {
  1166. bnx2x_net_stats_update(bp);
  1167. if (bp->port.pmf)
  1168. bnx2x_port_stats_stop(bp);
  1169. bnx2x_hw_stats_post(bp);
  1170. bnx2x_stats_comp(bp);
  1171. }
  1172. up(&bp->stats_sema);
  1173. }
  1174. static void bnx2x_stats_do_nothing(struct bnx2x *bp)
  1175. {
  1176. }
  1177. static const struct {
  1178. void (*action)(struct bnx2x *bp);
  1179. enum bnx2x_stats_state next_state;
  1180. } bnx2x_stats_stm[STATS_STATE_MAX][STATS_EVENT_MAX] = {
  1181. /* state event */
  1182. {
  1183. /* DISABLED PMF */ {bnx2x_stats_pmf_update, STATS_STATE_DISABLED},
  1184. /* LINK_UP */ {bnx2x_stats_start, STATS_STATE_ENABLED},
  1185. /* UPDATE */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED},
  1186. /* STOP */ {bnx2x_stats_do_nothing, STATS_STATE_DISABLED}
  1187. },
  1188. {
  1189. /* ENABLED PMF */ {bnx2x_stats_pmf_start, STATS_STATE_ENABLED},
  1190. /* LINK_UP */ {bnx2x_stats_restart, STATS_STATE_ENABLED},
  1191. /* UPDATE */ {bnx2x_stats_update, STATS_STATE_ENABLED},
  1192. /* STOP */ {bnx2x_stats_stop, STATS_STATE_DISABLED}
  1193. }
  1194. };
  1195. void bnx2x_stats_handle(struct bnx2x *bp, enum bnx2x_stats_event event)
  1196. {
  1197. enum bnx2x_stats_state state;
  1198. void (*action)(struct bnx2x *bp);
  1199. if (unlikely(bp->panic))
  1200. return;
  1201. spin_lock_bh(&bp->stats_lock);
  1202. state = bp->stats_state;
  1203. bp->stats_state = bnx2x_stats_stm[state][event].next_state;
  1204. action = bnx2x_stats_stm[state][event].action;
  1205. spin_unlock_bh(&bp->stats_lock);
  1206. action(bp);
  1207. if ((event != STATS_EVENT_UPDATE) || netif_msg_timer(bp))
  1208. DP(BNX2X_MSG_STATS, "state %d -> event %d -> state %d\n",
  1209. state, event, bp->stats_state);
  1210. }
  1211. static void bnx2x_port_stats_base_init(struct bnx2x *bp)
  1212. {
  1213. struct dmae_command *dmae;
  1214. u32 *stats_comp = bnx2x_sp(bp, stats_comp);
  1215. /* sanity */
  1216. if (!bp->port.pmf || !bp->port.port_stx) {
  1217. BNX2X_ERR("BUG!\n");
  1218. return;
  1219. }
  1220. bp->executer_idx = 0;
  1221. dmae = bnx2x_sp(bp, dmae[bp->executer_idx++]);
  1222. dmae->opcode = bnx2x_dmae_opcode(bp, DMAE_SRC_PCI, DMAE_DST_GRC,
  1223. true, DMAE_COMP_PCI);
  1224. dmae->src_addr_lo = U64_LO(bnx2x_sp_mapping(bp, port_stats));
  1225. dmae->src_addr_hi = U64_HI(bnx2x_sp_mapping(bp, port_stats));
  1226. dmae->dst_addr_lo = bp->port.port_stx >> 2;
  1227. dmae->dst_addr_hi = 0;
  1228. dmae->len = bnx2x_get_port_stats_dma_len(bp);
  1229. dmae->comp_addr_lo = U64_LO(bnx2x_sp_mapping(bp, stats_comp));
  1230. dmae->comp_addr_hi = U64_HI(bnx2x_sp_mapping(bp, stats_comp));
  1231. dmae->comp_val = DMAE_COMP_VAL;
  1232. *stats_comp = 0;
  1233. bnx2x_hw_stats_post(bp);
  1234. bnx2x_stats_comp(bp);
  1235. }
  1236. /* This function will prepare the statistics ramrod data the way
  1237. * we will only have to increment the statistics counter and
  1238. * send the ramrod each time we have to.
  1239. */
  1240. static void bnx2x_prep_fw_stats_req(struct bnx2x *bp)
  1241. {
  1242. int i;
  1243. int first_queue_query_index;
  1244. struct stats_query_header *stats_hdr = &bp->fw_stats_req->hdr;
  1245. dma_addr_t cur_data_offset;
  1246. struct stats_query_entry *cur_query_entry;
  1247. stats_hdr->cmd_num = bp->fw_stats_num;
  1248. stats_hdr->drv_stats_counter = 0;
  1249. /* storm_counters struct contains the counters of completed
  1250. * statistics requests per storm which are incremented by FW
  1251. * each time it completes hadning a statistics ramrod. We will
  1252. * check these counters in the timer handler and discard a
  1253. * (statistics) ramrod completion.
  1254. */
  1255. cur_data_offset = bp->fw_stats_data_mapping +
  1256. offsetof(struct bnx2x_fw_stats_data, storm_counters);
  1257. stats_hdr->stats_counters_addrs.hi =
  1258. cpu_to_le32(U64_HI(cur_data_offset));
  1259. stats_hdr->stats_counters_addrs.lo =
  1260. cpu_to_le32(U64_LO(cur_data_offset));
  1261. /* prepare to the first stats ramrod (will be completed with
  1262. * the counters equal to zero) - init counters to somethig different.
  1263. */
  1264. memset(&bp->fw_stats_data->storm_counters, 0xff,
  1265. sizeof(struct stats_counter));
  1266. /**** Port FW statistics data ****/
  1267. cur_data_offset = bp->fw_stats_data_mapping +
  1268. offsetof(struct bnx2x_fw_stats_data, port);
  1269. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PORT_QUERY_IDX];
  1270. cur_query_entry->kind = STATS_TYPE_PORT;
  1271. /* For port query index is a DONT CARE */
  1272. cur_query_entry->index = BP_PORT(bp);
  1273. /* For port query funcID is a DONT CARE */
  1274. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1275. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1276. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1277. /**** PF FW statistics data ****/
  1278. cur_data_offset = bp->fw_stats_data_mapping +
  1279. offsetof(struct bnx2x_fw_stats_data, pf);
  1280. cur_query_entry = &bp->fw_stats_req->query[BNX2X_PF_QUERY_IDX];
  1281. cur_query_entry->kind = STATS_TYPE_PF;
  1282. /* For PF query index is a DONT CARE */
  1283. cur_query_entry->index = BP_PORT(bp);
  1284. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1285. cur_query_entry->address.hi = cpu_to_le32(U64_HI(cur_data_offset));
  1286. cur_query_entry->address.lo = cpu_to_le32(U64_LO(cur_data_offset));
  1287. /**** FCoE FW statistics data ****/
  1288. if (!NO_FCOE(bp)) {
  1289. cur_data_offset = bp->fw_stats_data_mapping +
  1290. offsetof(struct bnx2x_fw_stats_data, fcoe);
  1291. cur_query_entry =
  1292. &bp->fw_stats_req->query[BNX2X_FCOE_QUERY_IDX];
  1293. cur_query_entry->kind = STATS_TYPE_FCOE;
  1294. /* For FCoE query index is a DONT CARE */
  1295. cur_query_entry->index = BP_PORT(bp);
  1296. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1297. cur_query_entry->address.hi =
  1298. cpu_to_le32(U64_HI(cur_data_offset));
  1299. cur_query_entry->address.lo =
  1300. cpu_to_le32(U64_LO(cur_data_offset));
  1301. }
  1302. /**** Clients' queries ****/
  1303. cur_data_offset = bp->fw_stats_data_mapping +
  1304. offsetof(struct bnx2x_fw_stats_data, queue_stats);
  1305. /* first queue query index depends whether FCoE offloaded request will
  1306. * be included in the ramrod
  1307. */
  1308. if (!NO_FCOE(bp))
  1309. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX;
  1310. else
  1311. first_queue_query_index = BNX2X_FIRST_QUEUE_QUERY_IDX - 1;
  1312. for_each_eth_queue(bp, i) {
  1313. cur_query_entry =
  1314. &bp->fw_stats_req->
  1315. query[first_queue_query_index + i];
  1316. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1317. cur_query_entry->index = bnx2x_stats_id(&bp->fp[i]);
  1318. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1319. cur_query_entry->address.hi =
  1320. cpu_to_le32(U64_HI(cur_data_offset));
  1321. cur_query_entry->address.lo =
  1322. cpu_to_le32(U64_LO(cur_data_offset));
  1323. cur_data_offset += sizeof(struct per_queue_stats);
  1324. }
  1325. /* add FCoE queue query if needed */
  1326. if (!NO_FCOE(bp)) {
  1327. cur_query_entry =
  1328. &bp->fw_stats_req->
  1329. query[first_queue_query_index + i];
  1330. cur_query_entry->kind = STATS_TYPE_QUEUE;
  1331. cur_query_entry->index = bnx2x_stats_id(&bp->fp[FCOE_IDX(bp)]);
  1332. cur_query_entry->funcID = cpu_to_le16(BP_FUNC(bp));
  1333. cur_query_entry->address.hi =
  1334. cpu_to_le32(U64_HI(cur_data_offset));
  1335. cur_query_entry->address.lo =
  1336. cpu_to_le32(U64_LO(cur_data_offset));
  1337. }
  1338. }
  1339. void bnx2x_memset_stats(struct bnx2x *bp)
  1340. {
  1341. int i;
  1342. /* function stats */
  1343. for_each_queue(bp, i) {
  1344. struct bnx2x_fp_stats *fp_stats = &bp->fp_stats[i];
  1345. memset(&fp_stats->old_tclient, 0,
  1346. sizeof(fp_stats->old_tclient));
  1347. memset(&fp_stats->old_uclient, 0,
  1348. sizeof(fp_stats->old_uclient));
  1349. memset(&fp_stats->old_xclient, 0,
  1350. sizeof(fp_stats->old_xclient));
  1351. if (bp->stats_init) {
  1352. memset(&fp_stats->eth_q_stats, 0,
  1353. sizeof(fp_stats->eth_q_stats));
  1354. memset(&fp_stats->eth_q_stats_old, 0,
  1355. sizeof(fp_stats->eth_q_stats_old));
  1356. }
  1357. }
  1358. memset(&bp->dev->stats, 0, sizeof(bp->dev->stats));
  1359. if (bp->stats_init) {
  1360. memset(&bp->net_stats_old, 0, sizeof(bp->net_stats_old));
  1361. memset(&bp->fw_stats_old, 0, sizeof(bp->fw_stats_old));
  1362. memset(&bp->eth_stats_old, 0, sizeof(bp->eth_stats_old));
  1363. memset(&bp->eth_stats, 0, sizeof(bp->eth_stats));
  1364. memset(&bp->func_stats, 0, sizeof(bp->func_stats));
  1365. }
  1366. bp->stats_state = STATS_STATE_DISABLED;
  1367. if (bp->port.pmf && bp->port.port_stx)
  1368. bnx2x_port_stats_base_init(bp);
  1369. /* mark the end of statistics initializiation */
  1370. bp->stats_init = false;
  1371. }
  1372. void bnx2x_stats_init(struct bnx2x *bp)
  1373. {
  1374. int /*abs*/port = BP_PORT(bp);
  1375. int mb_idx = BP_FW_MB_IDX(bp);
  1376. if (IS_VF(bp)) {
  1377. bnx2x_memset_stats(bp);
  1378. return;
  1379. }
  1380. bp->stats_pending = 0;
  1381. bp->executer_idx = 0;
  1382. bp->stats_counter = 0;
  1383. /* port and func stats for management */
  1384. if (!BP_NOMCP(bp)) {
  1385. bp->port.port_stx = SHMEM_RD(bp, port_mb[port].port_stx);
  1386. bp->func_stx = SHMEM_RD(bp, func_mb[mb_idx].fw_mb_param);
  1387. } else {
  1388. bp->port.port_stx = 0;
  1389. bp->func_stx = 0;
  1390. }
  1391. DP(BNX2X_MSG_STATS, "port_stx 0x%x func_stx 0x%x\n",
  1392. bp->port.port_stx, bp->func_stx);
  1393. /* pmf should retrieve port statistics from SP on a non-init*/
  1394. if (!bp->stats_init && bp->port.pmf && bp->port.port_stx)
  1395. bnx2x_stats_handle(bp, STATS_EVENT_PMF);
  1396. port = BP_PORT(bp);
  1397. /* port stats */
  1398. memset(&(bp->port.old_nig_stats), 0, sizeof(struct nig_stats));
  1399. bp->port.old_nig_stats.brb_discard =
  1400. REG_RD(bp, NIG_REG_STAT0_BRB_DISCARD + port*0x38);
  1401. bp->port.old_nig_stats.brb_truncate =
  1402. REG_RD(bp, NIG_REG_STAT0_BRB_TRUNCATE + port*0x38);
  1403. if (!CHIP_IS_E3(bp)) {
  1404. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT0 + port*0x50,
  1405. &(bp->port.old_nig_stats.egress_mac_pkt0_lo), 2);
  1406. REG_RD_DMAE(bp, NIG_REG_STAT0_EGRESS_MAC_PKT1 + port*0x50,
  1407. &(bp->port.old_nig_stats.egress_mac_pkt1_lo), 2);
  1408. }
  1409. /* Prepare statistics ramrod data */
  1410. bnx2x_prep_fw_stats_req(bp);
  1411. /* Clean SP from previous statistics */
  1412. if (bp->stats_init) {
  1413. if (bp->func_stx) {
  1414. memset(bnx2x_sp(bp, func_stats), 0,
  1415. sizeof(struct host_func_stats));
  1416. bnx2x_func_stats_init(bp);
  1417. bnx2x_hw_stats_post(bp);
  1418. bnx2x_stats_comp(bp);
  1419. }
  1420. }
  1421. bnx2x_memset_stats(bp);
  1422. }
  1423. void bnx2x_save_statistics(struct bnx2x *bp)
  1424. {
  1425. int i;
  1426. struct net_device_stats *nstats = &bp->dev->stats;
  1427. /* save queue statistics */
  1428. for_each_eth_queue(bp, i) {
  1429. struct bnx2x_fastpath *fp = &bp->fp[i];
  1430. struct bnx2x_eth_q_stats *qstats =
  1431. &bnx2x_fp_stats(bp, fp)->eth_q_stats;
  1432. struct bnx2x_eth_q_stats_old *qstats_old =
  1433. &bnx2x_fp_stats(bp, fp)->eth_q_stats_old;
  1434. UPDATE_QSTAT_OLD(total_unicast_bytes_received_hi);
  1435. UPDATE_QSTAT_OLD(total_unicast_bytes_received_lo);
  1436. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_hi);
  1437. UPDATE_QSTAT_OLD(total_broadcast_bytes_received_lo);
  1438. UPDATE_QSTAT_OLD(total_multicast_bytes_received_hi);
  1439. UPDATE_QSTAT_OLD(total_multicast_bytes_received_lo);
  1440. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_hi);
  1441. UPDATE_QSTAT_OLD(total_unicast_bytes_transmitted_lo);
  1442. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_hi);
  1443. UPDATE_QSTAT_OLD(total_broadcast_bytes_transmitted_lo);
  1444. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_hi);
  1445. UPDATE_QSTAT_OLD(total_multicast_bytes_transmitted_lo);
  1446. UPDATE_QSTAT_OLD(total_tpa_bytes_hi);
  1447. UPDATE_QSTAT_OLD(total_tpa_bytes_lo);
  1448. }
  1449. /* save net_device_stats statistics */
  1450. bp->net_stats_old.rx_dropped = nstats->rx_dropped;
  1451. /* store port firmware statistics */
  1452. if (bp->port.pmf && IS_MF(bp)) {
  1453. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1454. struct bnx2x_fw_port_stats_old *fwstats = &bp->fw_stats_old;
  1455. UPDATE_FW_STAT_OLD(mac_filter_discard);
  1456. UPDATE_FW_STAT_OLD(mf_tag_discard);
  1457. UPDATE_FW_STAT_OLD(brb_truncate_discard);
  1458. UPDATE_FW_STAT_OLD(mac_discard);
  1459. }
  1460. }
  1461. void bnx2x_afex_collect_stats(struct bnx2x *bp, void *void_afex_stats,
  1462. u32 stats_type)
  1463. {
  1464. int i;
  1465. struct afex_stats *afex_stats = (struct afex_stats *)void_afex_stats;
  1466. struct bnx2x_eth_stats *estats = &bp->eth_stats;
  1467. struct per_queue_stats *fcoe_q_stats =
  1468. &bp->fw_stats_data->queue_stats[FCOE_IDX(bp)];
  1469. struct tstorm_per_queue_stats *fcoe_q_tstorm_stats =
  1470. &fcoe_q_stats->tstorm_queue_statistics;
  1471. struct ustorm_per_queue_stats *fcoe_q_ustorm_stats =
  1472. &fcoe_q_stats->ustorm_queue_statistics;
  1473. struct xstorm_per_queue_stats *fcoe_q_xstorm_stats =
  1474. &fcoe_q_stats->xstorm_queue_statistics;
  1475. struct fcoe_statistics_params *fw_fcoe_stat =
  1476. &bp->fw_stats_data->fcoe;
  1477. memset(afex_stats, 0, sizeof(struct afex_stats));
  1478. for_each_eth_queue(bp, i) {
  1479. struct bnx2x_eth_q_stats *qstats = &bp->fp_stats[i].eth_q_stats;
  1480. ADD_64(afex_stats->rx_unicast_bytes_hi,
  1481. qstats->total_unicast_bytes_received_hi,
  1482. afex_stats->rx_unicast_bytes_lo,
  1483. qstats->total_unicast_bytes_received_lo);
  1484. ADD_64(afex_stats->rx_broadcast_bytes_hi,
  1485. qstats->total_broadcast_bytes_received_hi,
  1486. afex_stats->rx_broadcast_bytes_lo,
  1487. qstats->total_broadcast_bytes_received_lo);
  1488. ADD_64(afex_stats->rx_multicast_bytes_hi,
  1489. qstats->total_multicast_bytes_received_hi,
  1490. afex_stats->rx_multicast_bytes_lo,
  1491. qstats->total_multicast_bytes_received_lo);
  1492. ADD_64(afex_stats->rx_unicast_frames_hi,
  1493. qstats->total_unicast_packets_received_hi,
  1494. afex_stats->rx_unicast_frames_lo,
  1495. qstats->total_unicast_packets_received_lo);
  1496. ADD_64(afex_stats->rx_broadcast_frames_hi,
  1497. qstats->total_broadcast_packets_received_hi,
  1498. afex_stats->rx_broadcast_frames_lo,
  1499. qstats->total_broadcast_packets_received_lo);
  1500. ADD_64(afex_stats->rx_multicast_frames_hi,
  1501. qstats->total_multicast_packets_received_hi,
  1502. afex_stats->rx_multicast_frames_lo,
  1503. qstats->total_multicast_packets_received_lo);
  1504. /* sum to rx_frames_discarded all discraded
  1505. * packets due to size, ttl0 and checksum
  1506. */
  1507. ADD_64(afex_stats->rx_frames_discarded_hi,
  1508. qstats->total_packets_received_checksum_discarded_hi,
  1509. afex_stats->rx_frames_discarded_lo,
  1510. qstats->total_packets_received_checksum_discarded_lo);
  1511. ADD_64(afex_stats->rx_frames_discarded_hi,
  1512. qstats->total_packets_received_ttl0_discarded_hi,
  1513. afex_stats->rx_frames_discarded_lo,
  1514. qstats->total_packets_received_ttl0_discarded_lo);
  1515. ADD_64(afex_stats->rx_frames_discarded_hi,
  1516. qstats->etherstatsoverrsizepkts_hi,
  1517. afex_stats->rx_frames_discarded_lo,
  1518. qstats->etherstatsoverrsizepkts_lo);
  1519. ADD_64(afex_stats->rx_frames_dropped_hi,
  1520. qstats->no_buff_discard_hi,
  1521. afex_stats->rx_frames_dropped_lo,
  1522. qstats->no_buff_discard_lo);
  1523. ADD_64(afex_stats->tx_unicast_bytes_hi,
  1524. qstats->total_unicast_bytes_transmitted_hi,
  1525. afex_stats->tx_unicast_bytes_lo,
  1526. qstats->total_unicast_bytes_transmitted_lo);
  1527. ADD_64(afex_stats->tx_broadcast_bytes_hi,
  1528. qstats->total_broadcast_bytes_transmitted_hi,
  1529. afex_stats->tx_broadcast_bytes_lo,
  1530. qstats->total_broadcast_bytes_transmitted_lo);
  1531. ADD_64(afex_stats->tx_multicast_bytes_hi,
  1532. qstats->total_multicast_bytes_transmitted_hi,
  1533. afex_stats->tx_multicast_bytes_lo,
  1534. qstats->total_multicast_bytes_transmitted_lo);
  1535. ADD_64(afex_stats->tx_unicast_frames_hi,
  1536. qstats->total_unicast_packets_transmitted_hi,
  1537. afex_stats->tx_unicast_frames_lo,
  1538. qstats->total_unicast_packets_transmitted_lo);
  1539. ADD_64(afex_stats->tx_broadcast_frames_hi,
  1540. qstats->total_broadcast_packets_transmitted_hi,
  1541. afex_stats->tx_broadcast_frames_lo,
  1542. qstats->total_broadcast_packets_transmitted_lo);
  1543. ADD_64(afex_stats->tx_multicast_frames_hi,
  1544. qstats->total_multicast_packets_transmitted_hi,
  1545. afex_stats->tx_multicast_frames_lo,
  1546. qstats->total_multicast_packets_transmitted_lo);
  1547. ADD_64(afex_stats->tx_frames_dropped_hi,
  1548. qstats->total_transmitted_dropped_packets_error_hi,
  1549. afex_stats->tx_frames_dropped_lo,
  1550. qstats->total_transmitted_dropped_packets_error_lo);
  1551. }
  1552. /* now add FCoE statistics which are collected separately
  1553. * (both offloaded and non offloaded)
  1554. */
  1555. if (!NO_FCOE(bp)) {
  1556. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1557. LE32_0,
  1558. afex_stats->rx_unicast_bytes_lo,
  1559. fw_fcoe_stat->rx_stat0.fcoe_rx_byte_cnt);
  1560. ADD_64_LE(afex_stats->rx_unicast_bytes_hi,
  1561. fcoe_q_tstorm_stats->rcv_ucast_bytes.hi,
  1562. afex_stats->rx_unicast_bytes_lo,
  1563. fcoe_q_tstorm_stats->rcv_ucast_bytes.lo);
  1564. ADD_64_LE(afex_stats->rx_broadcast_bytes_hi,
  1565. fcoe_q_tstorm_stats->rcv_bcast_bytes.hi,
  1566. afex_stats->rx_broadcast_bytes_lo,
  1567. fcoe_q_tstorm_stats->rcv_bcast_bytes.lo);
  1568. ADD_64_LE(afex_stats->rx_multicast_bytes_hi,
  1569. fcoe_q_tstorm_stats->rcv_mcast_bytes.hi,
  1570. afex_stats->rx_multicast_bytes_lo,
  1571. fcoe_q_tstorm_stats->rcv_mcast_bytes.lo);
  1572. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1573. LE32_0,
  1574. afex_stats->rx_unicast_frames_lo,
  1575. fw_fcoe_stat->rx_stat0.fcoe_rx_pkt_cnt);
  1576. ADD_64_LE(afex_stats->rx_unicast_frames_hi,
  1577. LE32_0,
  1578. afex_stats->rx_unicast_frames_lo,
  1579. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1580. ADD_64_LE(afex_stats->rx_broadcast_frames_hi,
  1581. LE32_0,
  1582. afex_stats->rx_broadcast_frames_lo,
  1583. fcoe_q_tstorm_stats->rcv_bcast_pkts);
  1584. ADD_64_LE(afex_stats->rx_multicast_frames_hi,
  1585. LE32_0,
  1586. afex_stats->rx_multicast_frames_lo,
  1587. fcoe_q_tstorm_stats->rcv_ucast_pkts);
  1588. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1589. LE32_0,
  1590. afex_stats->rx_frames_discarded_lo,
  1591. fcoe_q_tstorm_stats->checksum_discard);
  1592. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1593. LE32_0,
  1594. afex_stats->rx_frames_discarded_lo,
  1595. fcoe_q_tstorm_stats->pkts_too_big_discard);
  1596. ADD_64_LE(afex_stats->rx_frames_discarded_hi,
  1597. LE32_0,
  1598. afex_stats->rx_frames_discarded_lo,
  1599. fcoe_q_tstorm_stats->ttl0_discard);
  1600. ADD_64_LE16(afex_stats->rx_frames_dropped_hi,
  1601. LE16_0,
  1602. afex_stats->rx_frames_dropped_lo,
  1603. fcoe_q_tstorm_stats->no_buff_discard);
  1604. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1605. LE32_0,
  1606. afex_stats->rx_frames_dropped_lo,
  1607. fcoe_q_ustorm_stats->ucast_no_buff_pkts);
  1608. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1609. LE32_0,
  1610. afex_stats->rx_frames_dropped_lo,
  1611. fcoe_q_ustorm_stats->mcast_no_buff_pkts);
  1612. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1613. LE32_0,
  1614. afex_stats->rx_frames_dropped_lo,
  1615. fcoe_q_ustorm_stats->bcast_no_buff_pkts);
  1616. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1617. LE32_0,
  1618. afex_stats->rx_frames_dropped_lo,
  1619. fw_fcoe_stat->rx_stat1.fcoe_rx_drop_pkt_cnt);
  1620. ADD_64_LE(afex_stats->rx_frames_dropped_hi,
  1621. LE32_0,
  1622. afex_stats->rx_frames_dropped_lo,
  1623. fw_fcoe_stat->rx_stat2.fcoe_rx_drop_pkt_cnt);
  1624. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1625. LE32_0,
  1626. afex_stats->tx_unicast_bytes_lo,
  1627. fw_fcoe_stat->tx_stat.fcoe_tx_byte_cnt);
  1628. ADD_64_LE(afex_stats->tx_unicast_bytes_hi,
  1629. fcoe_q_xstorm_stats->ucast_bytes_sent.hi,
  1630. afex_stats->tx_unicast_bytes_lo,
  1631. fcoe_q_xstorm_stats->ucast_bytes_sent.lo);
  1632. ADD_64_LE(afex_stats->tx_broadcast_bytes_hi,
  1633. fcoe_q_xstorm_stats->bcast_bytes_sent.hi,
  1634. afex_stats->tx_broadcast_bytes_lo,
  1635. fcoe_q_xstorm_stats->bcast_bytes_sent.lo);
  1636. ADD_64_LE(afex_stats->tx_multicast_bytes_hi,
  1637. fcoe_q_xstorm_stats->mcast_bytes_sent.hi,
  1638. afex_stats->tx_multicast_bytes_lo,
  1639. fcoe_q_xstorm_stats->mcast_bytes_sent.lo);
  1640. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1641. LE32_0,
  1642. afex_stats->tx_unicast_frames_lo,
  1643. fw_fcoe_stat->tx_stat.fcoe_tx_pkt_cnt);
  1644. ADD_64_LE(afex_stats->tx_unicast_frames_hi,
  1645. LE32_0,
  1646. afex_stats->tx_unicast_frames_lo,
  1647. fcoe_q_xstorm_stats->ucast_pkts_sent);
  1648. ADD_64_LE(afex_stats->tx_broadcast_frames_hi,
  1649. LE32_0,
  1650. afex_stats->tx_broadcast_frames_lo,
  1651. fcoe_q_xstorm_stats->bcast_pkts_sent);
  1652. ADD_64_LE(afex_stats->tx_multicast_frames_hi,
  1653. LE32_0,
  1654. afex_stats->tx_multicast_frames_lo,
  1655. fcoe_q_xstorm_stats->mcast_pkts_sent);
  1656. ADD_64_LE(afex_stats->tx_frames_dropped_hi,
  1657. LE32_0,
  1658. afex_stats->tx_frames_dropped_lo,
  1659. fcoe_q_xstorm_stats->error_drop_pkts);
  1660. }
  1661. /* if port stats are requested, add them to the PMF
  1662. * stats, as anyway they will be accumulated by the
  1663. * MCP before sent to the switch
  1664. */
  1665. if ((bp->port.pmf) && (stats_type == VICSTATST_UIF_INDEX)) {
  1666. ADD_64(afex_stats->rx_frames_dropped_hi,
  1667. 0,
  1668. afex_stats->rx_frames_dropped_lo,
  1669. estats->mac_filter_discard);
  1670. ADD_64(afex_stats->rx_frames_dropped_hi,
  1671. 0,
  1672. afex_stats->rx_frames_dropped_lo,
  1673. estats->brb_truncate_discard);
  1674. ADD_64(afex_stats->rx_frames_discarded_hi,
  1675. 0,
  1676. afex_stats->rx_frames_discarded_lo,
  1677. estats->mac_discard);
  1678. }
  1679. }
  1680. void bnx2x_stats_safe_exec(struct bnx2x *bp,
  1681. void (func_to_exec)(void *cookie),
  1682. void *cookie){
  1683. if (down_timeout(&bp->stats_sema, HZ/10))
  1684. BNX2X_ERR("Unable to acquire stats lock\n");
  1685. bnx2x_stats_comp(bp);
  1686. func_to_exec(cookie);
  1687. __bnx2x_stats_start(bp);
  1688. up(&bp->stats_sema);
  1689. }