utils.c 40 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  9. * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
  10. * Copyright (C) 2015 - 2017 Intel Deutschland GmbH
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of version 2 of the GNU General Public License as
  14. * published by the Free Software Foundation.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  19. * General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  24. * USA
  25. *
  26. * The full GNU General Public License is included in this distribution
  27. * in the file called COPYING.
  28. *
  29. * Contact Information:
  30. * Intel Linux Wireless <linuxwifi@intel.com>
  31. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  32. *
  33. * BSD LICENSE
  34. *
  35. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  36. * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
  37. * Copyright (C) 2015 - 2017 Intel Deutschland GmbH
  38. * All rights reserved.
  39. *
  40. * Redistribution and use in source and binary forms, with or without
  41. * modification, are permitted provided that the following conditions
  42. * are met:
  43. *
  44. * * Redistributions of source code must retain the above copyright
  45. * notice, this list of conditions and the following disclaimer.
  46. * * Redistributions in binary form must reproduce the above copyright
  47. * notice, this list of conditions and the following disclaimer in
  48. * the documentation and/or other materials provided with the
  49. * distribution.
  50. * * Neither the name Intel Corporation nor the names of its
  51. * contributors may be used to endorse or promote products derived
  52. * from this software without specific prior written permission.
  53. *
  54. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  55. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  56. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  57. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  58. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  59. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  60. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  61. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  62. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  63. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  64. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  65. *
  66. *****************************************************************************/
  67. #include <net/mac80211.h>
  68. #include "iwl-debug.h"
  69. #include "iwl-io.h"
  70. #include "iwl-prph.h"
  71. #include "iwl-csr.h"
  72. #include "mvm.h"
  73. #include "fw/api/rs.h"
  74. /*
  75. * Will return 0 even if the cmd failed when RFKILL is asserted unless
  76. * CMD_WANT_SKB is set in cmd->flags.
  77. */
  78. int iwl_mvm_send_cmd(struct iwl_mvm *mvm, struct iwl_host_cmd *cmd)
  79. {
  80. int ret;
  81. #if defined(CONFIG_IWLWIFI_DEBUGFS) && defined(CONFIG_PM_SLEEP)
  82. if (WARN_ON(mvm->d3_test_active))
  83. return -EIO;
  84. #endif
  85. /*
  86. * Synchronous commands from this op-mode must hold
  87. * the mutex, this ensures we don't try to send two
  88. * (or more) synchronous commands at a time.
  89. */
  90. if (!(cmd->flags & CMD_ASYNC)) {
  91. lockdep_assert_held(&mvm->mutex);
  92. if (!(cmd->flags & CMD_SEND_IN_IDLE))
  93. iwl_mvm_ref(mvm, IWL_MVM_REF_SENDING_CMD);
  94. }
  95. ret = iwl_trans_send_cmd(mvm->trans, cmd);
  96. if (!(cmd->flags & (CMD_ASYNC | CMD_SEND_IN_IDLE)))
  97. iwl_mvm_unref(mvm, IWL_MVM_REF_SENDING_CMD);
  98. /*
  99. * If the caller wants the SKB, then don't hide any problems, the
  100. * caller might access the response buffer which will be NULL if
  101. * the command failed.
  102. */
  103. if (cmd->flags & CMD_WANT_SKB)
  104. return ret;
  105. /* Silently ignore failures if RFKILL is asserted */
  106. if (!ret || ret == -ERFKILL)
  107. return 0;
  108. return ret;
  109. }
  110. int iwl_mvm_send_cmd_pdu(struct iwl_mvm *mvm, u32 id,
  111. u32 flags, u16 len, const void *data)
  112. {
  113. struct iwl_host_cmd cmd = {
  114. .id = id,
  115. .len = { len, },
  116. .data = { data, },
  117. .flags = flags,
  118. };
  119. return iwl_mvm_send_cmd(mvm, &cmd);
  120. }
  121. /*
  122. * We assume that the caller set the status to the success value
  123. */
  124. int iwl_mvm_send_cmd_status(struct iwl_mvm *mvm, struct iwl_host_cmd *cmd,
  125. u32 *status)
  126. {
  127. struct iwl_rx_packet *pkt;
  128. struct iwl_cmd_response *resp;
  129. int ret, resp_len;
  130. lockdep_assert_held(&mvm->mutex);
  131. #if defined(CONFIG_IWLWIFI_DEBUGFS) && defined(CONFIG_PM_SLEEP)
  132. if (WARN_ON(mvm->d3_test_active))
  133. return -EIO;
  134. #endif
  135. /*
  136. * Only synchronous commands can wait for status,
  137. * we use WANT_SKB so the caller can't.
  138. */
  139. if (WARN_ONCE(cmd->flags & (CMD_ASYNC | CMD_WANT_SKB),
  140. "cmd flags %x", cmd->flags))
  141. return -EINVAL;
  142. cmd->flags |= CMD_WANT_SKB;
  143. ret = iwl_trans_send_cmd(mvm->trans, cmd);
  144. if (ret == -ERFKILL) {
  145. /*
  146. * The command failed because of RFKILL, don't update
  147. * the status, leave it as success and return 0.
  148. */
  149. return 0;
  150. } else if (ret) {
  151. return ret;
  152. }
  153. pkt = cmd->resp_pkt;
  154. resp_len = iwl_rx_packet_payload_len(pkt);
  155. if (WARN_ON_ONCE(resp_len != sizeof(*resp))) {
  156. ret = -EIO;
  157. goto out_free_resp;
  158. }
  159. resp = (void *)pkt->data;
  160. *status = le32_to_cpu(resp->status);
  161. out_free_resp:
  162. iwl_free_resp(cmd);
  163. return ret;
  164. }
  165. /*
  166. * We assume that the caller set the status to the sucess value
  167. */
  168. int iwl_mvm_send_cmd_pdu_status(struct iwl_mvm *mvm, u32 id, u16 len,
  169. const void *data, u32 *status)
  170. {
  171. struct iwl_host_cmd cmd = {
  172. .id = id,
  173. .len = { len, },
  174. .data = { data, },
  175. };
  176. return iwl_mvm_send_cmd_status(mvm, &cmd, status);
  177. }
  178. #define IWL_DECLARE_RATE_INFO(r) \
  179. [IWL_RATE_##r##M_INDEX] = IWL_RATE_##r##M_PLCP
  180. /*
  181. * Translate from fw_rate_index (IWL_RATE_XXM_INDEX) to PLCP
  182. */
  183. static const u8 fw_rate_idx_to_plcp[IWL_RATE_COUNT] = {
  184. IWL_DECLARE_RATE_INFO(1),
  185. IWL_DECLARE_RATE_INFO(2),
  186. IWL_DECLARE_RATE_INFO(5),
  187. IWL_DECLARE_RATE_INFO(11),
  188. IWL_DECLARE_RATE_INFO(6),
  189. IWL_DECLARE_RATE_INFO(9),
  190. IWL_DECLARE_RATE_INFO(12),
  191. IWL_DECLARE_RATE_INFO(18),
  192. IWL_DECLARE_RATE_INFO(24),
  193. IWL_DECLARE_RATE_INFO(36),
  194. IWL_DECLARE_RATE_INFO(48),
  195. IWL_DECLARE_RATE_INFO(54),
  196. };
  197. int iwl_mvm_legacy_rate_to_mac80211_idx(u32 rate_n_flags,
  198. enum nl80211_band band)
  199. {
  200. int rate = rate_n_flags & RATE_LEGACY_RATE_MSK;
  201. int idx;
  202. int band_offset = 0;
  203. /* Legacy rate format, search for match in table */
  204. if (band == NL80211_BAND_5GHZ)
  205. band_offset = IWL_FIRST_OFDM_RATE;
  206. for (idx = band_offset; idx < IWL_RATE_COUNT_LEGACY; idx++)
  207. if (fw_rate_idx_to_plcp[idx] == rate)
  208. return idx - band_offset;
  209. return -1;
  210. }
  211. u8 iwl_mvm_mac80211_idx_to_hwrate(int rate_idx)
  212. {
  213. /* Get PLCP rate for tx_cmd->rate_n_flags */
  214. return fw_rate_idx_to_plcp[rate_idx];
  215. }
  216. void iwl_mvm_rx_fw_error(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb)
  217. {
  218. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  219. struct iwl_error_resp *err_resp = (void *)pkt->data;
  220. IWL_ERR(mvm, "FW Error notification: type 0x%08X cmd_id 0x%02X\n",
  221. le32_to_cpu(err_resp->error_type), err_resp->cmd_id);
  222. IWL_ERR(mvm, "FW Error notification: seq 0x%04X service 0x%08X\n",
  223. le16_to_cpu(err_resp->bad_cmd_seq_num),
  224. le32_to_cpu(err_resp->error_service));
  225. IWL_ERR(mvm, "FW Error notification: timestamp 0x%16llX\n",
  226. le64_to_cpu(err_resp->timestamp));
  227. }
  228. /*
  229. * Returns the first antenna as ANT_[ABC], as defined in iwl-config.h.
  230. * The parameter should also be a combination of ANT_[ABC].
  231. */
  232. u8 first_antenna(u8 mask)
  233. {
  234. BUILD_BUG_ON(ANT_A != BIT(0)); /* using ffs is wrong if not */
  235. if (WARN_ON_ONCE(!mask)) /* ffs will return 0 if mask is zeroed */
  236. return BIT(0);
  237. return BIT(ffs(mask) - 1);
  238. }
  239. /*
  240. * Toggles between TX antennas to send the probe request on.
  241. * Receives the bitmask of valid TX antennas and the *index* used
  242. * for the last TX, and returns the next valid *index* to use.
  243. * In order to set it in the tx_cmd, must do BIT(idx).
  244. */
  245. u8 iwl_mvm_next_antenna(struct iwl_mvm *mvm, u8 valid, u8 last_idx)
  246. {
  247. u8 ind = last_idx;
  248. int i;
  249. for (i = 0; i < RATE_MCS_ANT_NUM; i++) {
  250. ind = (ind + 1) % RATE_MCS_ANT_NUM;
  251. if (valid & BIT(ind))
  252. return ind;
  253. }
  254. WARN_ONCE(1, "Failed to toggle between antennas 0x%x", valid);
  255. return last_idx;
  256. }
  257. static const struct {
  258. const char *name;
  259. u8 num;
  260. } advanced_lookup[] = {
  261. { "NMI_INTERRUPT_WDG", 0x34 },
  262. { "SYSASSERT", 0x35 },
  263. { "UCODE_VERSION_MISMATCH", 0x37 },
  264. { "BAD_COMMAND", 0x38 },
  265. { "NMI_INTERRUPT_DATA_ACTION_PT", 0x3C },
  266. { "FATAL_ERROR", 0x3D },
  267. { "NMI_TRM_HW_ERR", 0x46 },
  268. { "NMI_INTERRUPT_TRM", 0x4C },
  269. { "NMI_INTERRUPT_BREAK_POINT", 0x54 },
  270. { "NMI_INTERRUPT_WDG_RXF_FULL", 0x5C },
  271. { "NMI_INTERRUPT_WDG_NO_RBD_RXF_FULL", 0x64 },
  272. { "NMI_INTERRUPT_HOST", 0x66 },
  273. { "NMI_INTERRUPT_ACTION_PT", 0x7C },
  274. { "NMI_INTERRUPT_UNKNOWN", 0x84 },
  275. { "NMI_INTERRUPT_INST_ACTION_PT", 0x86 },
  276. { "ADVANCED_SYSASSERT", 0 },
  277. };
  278. static const char *desc_lookup(u32 num)
  279. {
  280. int i;
  281. for (i = 0; i < ARRAY_SIZE(advanced_lookup) - 1; i++)
  282. if (advanced_lookup[i].num == num)
  283. return advanced_lookup[i].name;
  284. /* No entry matches 'num', so it is the last: ADVANCED_SYSASSERT */
  285. return advanced_lookup[i].name;
  286. }
  287. /*
  288. * Note: This structure is read from the device with IO accesses,
  289. * and the reading already does the endian conversion. As it is
  290. * read with u32-sized accesses, any members with a different size
  291. * need to be ordered correctly though!
  292. */
  293. struct iwl_error_event_table_v1 {
  294. u32 valid; /* (nonzero) valid, (0) log is empty */
  295. u32 error_id; /* type of error */
  296. u32 pc; /* program counter */
  297. u32 blink1; /* branch link */
  298. u32 blink2; /* branch link */
  299. u32 ilink1; /* interrupt link */
  300. u32 ilink2; /* interrupt link */
  301. u32 data1; /* error-specific data */
  302. u32 data2; /* error-specific data */
  303. u32 data3; /* error-specific data */
  304. u32 bcon_time; /* beacon timer */
  305. u32 tsf_low; /* network timestamp function timer */
  306. u32 tsf_hi; /* network timestamp function timer */
  307. u32 gp1; /* GP1 timer register */
  308. u32 gp2; /* GP2 timer register */
  309. u32 gp3; /* GP3 timer register */
  310. u32 ucode_ver; /* uCode version */
  311. u32 hw_ver; /* HW Silicon version */
  312. u32 brd_ver; /* HW board version */
  313. u32 log_pc; /* log program counter */
  314. u32 frame_ptr; /* frame pointer */
  315. u32 stack_ptr; /* stack pointer */
  316. u32 hcmd; /* last host command header */
  317. u32 isr0; /* isr status register LMPM_NIC_ISR0:
  318. * rxtx_flag */
  319. u32 isr1; /* isr status register LMPM_NIC_ISR1:
  320. * host_flag */
  321. u32 isr2; /* isr status register LMPM_NIC_ISR2:
  322. * enc_flag */
  323. u32 isr3; /* isr status register LMPM_NIC_ISR3:
  324. * time_flag */
  325. u32 isr4; /* isr status register LMPM_NIC_ISR4:
  326. * wico interrupt */
  327. u32 isr_pref; /* isr status register LMPM_NIC_PREF_STAT */
  328. u32 wait_event; /* wait event() caller address */
  329. u32 l2p_control; /* L2pControlField */
  330. u32 l2p_duration; /* L2pDurationField */
  331. u32 l2p_mhvalid; /* L2pMhValidBits */
  332. u32 l2p_addr_match; /* L2pAddrMatchStat */
  333. u32 lmpm_pmg_sel; /* indicate which clocks are turned on
  334. * (LMPM_PMG_SEL) */
  335. u32 u_timestamp; /* indicate when the date and time of the
  336. * compilation */
  337. u32 flow_handler; /* FH read/write pointers, RX credit */
  338. } __packed /* LOG_ERROR_TABLE_API_S_VER_1 */;
  339. struct iwl_error_event_table {
  340. u32 valid; /* (nonzero) valid, (0) log is empty */
  341. u32 error_id; /* type of error */
  342. u32 trm_hw_status0; /* TRM HW status */
  343. u32 trm_hw_status1; /* TRM HW status */
  344. u32 blink2; /* branch link */
  345. u32 ilink1; /* interrupt link */
  346. u32 ilink2; /* interrupt link */
  347. u32 data1; /* error-specific data */
  348. u32 data2; /* error-specific data */
  349. u32 data3; /* error-specific data */
  350. u32 bcon_time; /* beacon timer */
  351. u32 tsf_low; /* network timestamp function timer */
  352. u32 tsf_hi; /* network timestamp function timer */
  353. u32 gp1; /* GP1 timer register */
  354. u32 gp2; /* GP2 timer register */
  355. u32 fw_rev_type; /* firmware revision type */
  356. u32 major; /* uCode version major */
  357. u32 minor; /* uCode version minor */
  358. u32 hw_ver; /* HW Silicon version */
  359. u32 brd_ver; /* HW board version */
  360. u32 log_pc; /* log program counter */
  361. u32 frame_ptr; /* frame pointer */
  362. u32 stack_ptr; /* stack pointer */
  363. u32 hcmd; /* last host command header */
  364. u32 isr0; /* isr status register LMPM_NIC_ISR0:
  365. * rxtx_flag */
  366. u32 isr1; /* isr status register LMPM_NIC_ISR1:
  367. * host_flag */
  368. u32 isr2; /* isr status register LMPM_NIC_ISR2:
  369. * enc_flag */
  370. u32 isr3; /* isr status register LMPM_NIC_ISR3:
  371. * time_flag */
  372. u32 isr4; /* isr status register LMPM_NIC_ISR4:
  373. * wico interrupt */
  374. u32 last_cmd_id; /* last HCMD id handled by the firmware */
  375. u32 wait_event; /* wait event() caller address */
  376. u32 l2p_control; /* L2pControlField */
  377. u32 l2p_duration; /* L2pDurationField */
  378. u32 l2p_mhvalid; /* L2pMhValidBits */
  379. u32 l2p_addr_match; /* L2pAddrMatchStat */
  380. u32 lmpm_pmg_sel; /* indicate which clocks are turned on
  381. * (LMPM_PMG_SEL) */
  382. u32 u_timestamp; /* indicate when the date and time of the
  383. * compilation */
  384. u32 flow_handler; /* FH read/write pointers, RX credit */
  385. } __packed /* LOG_ERROR_TABLE_API_S_VER_3 */;
  386. /*
  387. * UMAC error struct - relevant starting from family 8000 chip.
  388. * Note: This structure is read from the device with IO accesses,
  389. * and the reading already does the endian conversion. As it is
  390. * read with u32-sized accesses, any members with a different size
  391. * need to be ordered correctly though!
  392. */
  393. struct iwl_umac_error_event_table {
  394. u32 valid; /* (nonzero) valid, (0) log is empty */
  395. u32 error_id; /* type of error */
  396. u32 blink1; /* branch link */
  397. u32 blink2; /* branch link */
  398. u32 ilink1; /* interrupt link */
  399. u32 ilink2; /* interrupt link */
  400. u32 data1; /* error-specific data */
  401. u32 data2; /* error-specific data */
  402. u32 data3; /* error-specific data */
  403. u32 umac_major;
  404. u32 umac_minor;
  405. u32 frame_pointer; /* core register 27*/
  406. u32 stack_pointer; /* core register 28 */
  407. u32 cmd_header; /* latest host cmd sent to UMAC */
  408. u32 nic_isr_pref; /* ISR status register */
  409. } __packed;
  410. #define ERROR_START_OFFSET (1 * sizeof(u32))
  411. #define ERROR_ELEM_SIZE (7 * sizeof(u32))
  412. static void iwl_mvm_dump_umac_error_log(struct iwl_mvm *mvm)
  413. {
  414. struct iwl_trans *trans = mvm->trans;
  415. struct iwl_umac_error_event_table table;
  416. u32 base;
  417. base = mvm->umac_error_event_table;
  418. if (base < 0x800000) {
  419. IWL_ERR(mvm,
  420. "Not valid error log pointer 0x%08X for %s uCode\n",
  421. base,
  422. (mvm->fwrt.cur_fw_img == IWL_UCODE_INIT)
  423. ? "Init" : "RT");
  424. return;
  425. }
  426. iwl_trans_read_mem_bytes(trans, base, &table, sizeof(table));
  427. if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
  428. IWL_ERR(trans, "Start IWL Error Log Dump:\n");
  429. IWL_ERR(trans, "Status: 0x%08lX, count: %d\n",
  430. mvm->status, table.valid);
  431. }
  432. IWL_ERR(mvm, "0x%08X | %s\n", table.error_id,
  433. desc_lookup(table.error_id));
  434. IWL_ERR(mvm, "0x%08X | umac branchlink1\n", table.blink1);
  435. IWL_ERR(mvm, "0x%08X | umac branchlink2\n", table.blink2);
  436. IWL_ERR(mvm, "0x%08X | umac interruptlink1\n", table.ilink1);
  437. IWL_ERR(mvm, "0x%08X | umac interruptlink2\n", table.ilink2);
  438. IWL_ERR(mvm, "0x%08X | umac data1\n", table.data1);
  439. IWL_ERR(mvm, "0x%08X | umac data2\n", table.data2);
  440. IWL_ERR(mvm, "0x%08X | umac data3\n", table.data3);
  441. IWL_ERR(mvm, "0x%08X | umac major\n", table.umac_major);
  442. IWL_ERR(mvm, "0x%08X | umac minor\n", table.umac_minor);
  443. IWL_ERR(mvm, "0x%08X | frame pointer\n", table.frame_pointer);
  444. IWL_ERR(mvm, "0x%08X | stack pointer\n", table.stack_pointer);
  445. IWL_ERR(mvm, "0x%08X | last host cmd\n", table.cmd_header);
  446. IWL_ERR(mvm, "0x%08X | isr status reg\n", table.nic_isr_pref);
  447. }
  448. static void iwl_mvm_dump_lmac_error_log(struct iwl_mvm *mvm, u32 base)
  449. {
  450. struct iwl_trans *trans = mvm->trans;
  451. struct iwl_error_event_table table;
  452. u32 val;
  453. if (mvm->fwrt.cur_fw_img == IWL_UCODE_INIT) {
  454. if (!base)
  455. base = mvm->fw->init_errlog_ptr;
  456. } else {
  457. if (!base)
  458. base = mvm->fw->inst_errlog_ptr;
  459. }
  460. if (base < 0x400000) {
  461. IWL_ERR(mvm,
  462. "Not valid error log pointer 0x%08X for %s uCode\n",
  463. base,
  464. (mvm->fwrt.cur_fw_img == IWL_UCODE_INIT)
  465. ? "Init" : "RT");
  466. return;
  467. }
  468. /* check if there is a HW error */
  469. val = iwl_trans_read_mem32(trans, base);
  470. if (((val & ~0xf) == 0xa5a5a5a0) || ((val & ~0xf) == 0x5a5a5a50)) {
  471. int err;
  472. IWL_ERR(trans, "HW error, resetting before reading\n");
  473. /* reset the device */
  474. iwl_set_bit(trans, CSR_RESET, CSR_RESET_REG_FLAG_SW_RESET);
  475. usleep_range(5000, 6000);
  476. /* set INIT_DONE flag */
  477. iwl_set_bit(trans, CSR_GP_CNTRL,
  478. CSR_GP_CNTRL_REG_FLAG_INIT_DONE);
  479. /* and wait for clock stabilization */
  480. if (trans->cfg->device_family == IWL_DEVICE_FAMILY_8000)
  481. udelay(2);
  482. err = iwl_poll_bit(trans, CSR_GP_CNTRL,
  483. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  484. CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY,
  485. 25000);
  486. if (err < 0) {
  487. IWL_DEBUG_INFO(trans,
  488. "Failed to reset the card for the dump\n");
  489. return;
  490. }
  491. }
  492. iwl_trans_read_mem_bytes(trans, base, &table, sizeof(table));
  493. if (ERROR_START_OFFSET <= table.valid * ERROR_ELEM_SIZE) {
  494. IWL_ERR(trans, "Start IWL Error Log Dump:\n");
  495. IWL_ERR(trans, "Status: 0x%08lX, count: %d\n",
  496. mvm->status, table.valid);
  497. }
  498. /* Do not change this output - scripts rely on it */
  499. IWL_ERR(mvm, "Loaded firmware version: %s\n", mvm->fw->fw_version);
  500. trace_iwlwifi_dev_ucode_error(trans->dev, table.error_id, table.tsf_low,
  501. table.data1, table.data2, table.data3,
  502. table.blink2, table.ilink1,
  503. table.ilink2, table.bcon_time, table.gp1,
  504. table.gp2, table.fw_rev_type, table.major,
  505. table.minor, table.hw_ver, table.brd_ver);
  506. IWL_ERR(mvm, "0x%08X | %-28s\n", table.error_id,
  507. desc_lookup(table.error_id));
  508. IWL_ERR(mvm, "0x%08X | trm_hw_status0\n", table.trm_hw_status0);
  509. IWL_ERR(mvm, "0x%08X | trm_hw_status1\n", table.trm_hw_status1);
  510. IWL_ERR(mvm, "0x%08X | branchlink2\n", table.blink2);
  511. IWL_ERR(mvm, "0x%08X | interruptlink1\n", table.ilink1);
  512. IWL_ERR(mvm, "0x%08X | interruptlink2\n", table.ilink2);
  513. IWL_ERR(mvm, "0x%08X | data1\n", table.data1);
  514. IWL_ERR(mvm, "0x%08X | data2\n", table.data2);
  515. IWL_ERR(mvm, "0x%08X | data3\n", table.data3);
  516. IWL_ERR(mvm, "0x%08X | beacon time\n", table.bcon_time);
  517. IWL_ERR(mvm, "0x%08X | tsf low\n", table.tsf_low);
  518. IWL_ERR(mvm, "0x%08X | tsf hi\n", table.tsf_hi);
  519. IWL_ERR(mvm, "0x%08X | time gp1\n", table.gp1);
  520. IWL_ERR(mvm, "0x%08X | time gp2\n", table.gp2);
  521. IWL_ERR(mvm, "0x%08X | uCode revision type\n", table.fw_rev_type);
  522. IWL_ERR(mvm, "0x%08X | uCode version major\n", table.major);
  523. IWL_ERR(mvm, "0x%08X | uCode version minor\n", table.minor);
  524. IWL_ERR(mvm, "0x%08X | hw version\n", table.hw_ver);
  525. IWL_ERR(mvm, "0x%08X | board version\n", table.brd_ver);
  526. IWL_ERR(mvm, "0x%08X | hcmd\n", table.hcmd);
  527. IWL_ERR(mvm, "0x%08X | isr0\n", table.isr0);
  528. IWL_ERR(mvm, "0x%08X | isr1\n", table.isr1);
  529. IWL_ERR(mvm, "0x%08X | isr2\n", table.isr2);
  530. IWL_ERR(mvm, "0x%08X | isr3\n", table.isr3);
  531. IWL_ERR(mvm, "0x%08X | isr4\n", table.isr4);
  532. IWL_ERR(mvm, "0x%08X | last cmd Id\n", table.last_cmd_id);
  533. IWL_ERR(mvm, "0x%08X | wait_event\n", table.wait_event);
  534. IWL_ERR(mvm, "0x%08X | l2p_control\n", table.l2p_control);
  535. IWL_ERR(mvm, "0x%08X | l2p_duration\n", table.l2p_duration);
  536. IWL_ERR(mvm, "0x%08X | l2p_mhvalid\n", table.l2p_mhvalid);
  537. IWL_ERR(mvm, "0x%08X | l2p_addr_match\n", table.l2p_addr_match);
  538. IWL_ERR(mvm, "0x%08X | lmpm_pmg_sel\n", table.lmpm_pmg_sel);
  539. IWL_ERR(mvm, "0x%08X | timestamp\n", table.u_timestamp);
  540. IWL_ERR(mvm, "0x%08X | flow_handler\n", table.flow_handler);
  541. }
  542. void iwl_mvm_dump_nic_error_log(struct iwl_mvm *mvm)
  543. {
  544. iwl_mvm_dump_lmac_error_log(mvm, mvm->error_event_table[0]);
  545. if (mvm->error_event_table[1])
  546. iwl_mvm_dump_lmac_error_log(mvm, mvm->error_event_table[1]);
  547. if (mvm->support_umac_log)
  548. iwl_mvm_dump_umac_error_log(mvm);
  549. }
  550. int iwl_mvm_find_free_queue(struct iwl_mvm *mvm, u8 sta_id, u8 minq, u8 maxq)
  551. {
  552. int i;
  553. lockdep_assert_held(&mvm->queue_info_lock);
  554. /* This should not be hit with new TX path */
  555. if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
  556. return -ENOSPC;
  557. /* Start by looking for a free queue */
  558. for (i = minq; i <= maxq; i++)
  559. if (mvm->queue_info[i].hw_queue_refcount == 0 &&
  560. mvm->queue_info[i].status == IWL_MVM_QUEUE_FREE)
  561. return i;
  562. /*
  563. * If no free queue found - settle for an inactive one to reconfigure
  564. * Make sure that the inactive queue either already belongs to this STA,
  565. * or that if it belongs to another one - it isn't the reserved queue
  566. */
  567. for (i = minq; i <= maxq; i++)
  568. if (mvm->queue_info[i].status == IWL_MVM_QUEUE_INACTIVE &&
  569. (sta_id == mvm->queue_info[i].ra_sta_id ||
  570. !mvm->queue_info[i].reserved))
  571. return i;
  572. return -ENOSPC;
  573. }
  574. int iwl_mvm_reconfig_scd(struct iwl_mvm *mvm, int queue, int fifo, int sta_id,
  575. int tid, int frame_limit, u16 ssn)
  576. {
  577. struct iwl_scd_txq_cfg_cmd cmd = {
  578. .scd_queue = queue,
  579. .action = SCD_CFG_ENABLE_QUEUE,
  580. .window = frame_limit,
  581. .sta_id = sta_id,
  582. .ssn = cpu_to_le16(ssn),
  583. .tx_fifo = fifo,
  584. .aggregate = (queue >= IWL_MVM_DQA_MIN_DATA_QUEUE ||
  585. queue == IWL_MVM_DQA_BSS_CLIENT_QUEUE),
  586. .tid = tid,
  587. };
  588. int ret;
  589. if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
  590. return -EINVAL;
  591. spin_lock_bh(&mvm->queue_info_lock);
  592. if (WARN(mvm->queue_info[queue].hw_queue_refcount == 0,
  593. "Trying to reconfig unallocated queue %d\n", queue)) {
  594. spin_unlock_bh(&mvm->queue_info_lock);
  595. return -ENXIO;
  596. }
  597. spin_unlock_bh(&mvm->queue_info_lock);
  598. IWL_DEBUG_TX_QUEUES(mvm, "Reconfig SCD for TXQ #%d\n", queue);
  599. ret = iwl_mvm_send_cmd_pdu(mvm, SCD_QUEUE_CFG, 0, sizeof(cmd), &cmd);
  600. WARN_ONCE(ret, "Failed to re-configure queue %d on FIFO %d, ret=%d\n",
  601. queue, fifo, ret);
  602. return ret;
  603. }
  604. static bool iwl_mvm_update_txq_mapping(struct iwl_mvm *mvm, int queue,
  605. int mac80211_queue, u8 sta_id, u8 tid)
  606. {
  607. bool enable_queue = true;
  608. spin_lock_bh(&mvm->queue_info_lock);
  609. /* Make sure this TID isn't already enabled */
  610. if (mvm->queue_info[queue].tid_bitmap & BIT(tid)) {
  611. spin_unlock_bh(&mvm->queue_info_lock);
  612. IWL_ERR(mvm, "Trying to enable TXQ %d with existing TID %d\n",
  613. queue, tid);
  614. return false;
  615. }
  616. /* Update mappings and refcounts */
  617. if (mvm->queue_info[queue].hw_queue_refcount > 0)
  618. enable_queue = false;
  619. if (mac80211_queue != IEEE80211_INVAL_HW_QUEUE) {
  620. WARN(mac80211_queue >=
  621. BITS_PER_BYTE * sizeof(mvm->hw_queue_to_mac80211[0]),
  622. "cannot track mac80211 queue %d (queue %d, sta %d, tid %d)\n",
  623. mac80211_queue, queue, sta_id, tid);
  624. mvm->hw_queue_to_mac80211[queue] |= BIT(mac80211_queue);
  625. }
  626. mvm->queue_info[queue].hw_queue_refcount++;
  627. mvm->queue_info[queue].tid_bitmap |= BIT(tid);
  628. mvm->queue_info[queue].ra_sta_id = sta_id;
  629. if (enable_queue) {
  630. if (tid != IWL_MAX_TID_COUNT)
  631. mvm->queue_info[queue].mac80211_ac =
  632. tid_to_mac80211_ac[tid];
  633. else
  634. mvm->queue_info[queue].mac80211_ac = IEEE80211_AC_VO;
  635. mvm->queue_info[queue].txq_tid = tid;
  636. }
  637. IWL_DEBUG_TX_QUEUES(mvm,
  638. "Enabling TXQ #%d refcount=%d (mac80211 map:0x%x)\n",
  639. queue, mvm->queue_info[queue].hw_queue_refcount,
  640. mvm->hw_queue_to_mac80211[queue]);
  641. spin_unlock_bh(&mvm->queue_info_lock);
  642. return enable_queue;
  643. }
  644. int iwl_mvm_tvqm_enable_txq(struct iwl_mvm *mvm, int mac80211_queue,
  645. u8 sta_id, u8 tid, unsigned int timeout)
  646. {
  647. struct iwl_tx_queue_cfg_cmd cmd = {
  648. .flags = cpu_to_le16(TX_QUEUE_CFG_ENABLE_QUEUE),
  649. .sta_id = sta_id,
  650. .tid = tid,
  651. };
  652. int queue;
  653. if (cmd.tid == IWL_MAX_TID_COUNT)
  654. cmd.tid = IWL_MGMT_TID;
  655. queue = iwl_trans_txq_alloc(mvm->trans, (void *)&cmd,
  656. SCD_QUEUE_CFG, timeout);
  657. if (queue < 0) {
  658. IWL_DEBUG_TX_QUEUES(mvm,
  659. "Failed allocating TXQ for sta %d tid %d, ret: %d\n",
  660. sta_id, tid, queue);
  661. return queue;
  662. }
  663. IWL_DEBUG_TX_QUEUES(mvm, "Enabling TXQ #%d for sta %d tid %d\n",
  664. queue, sta_id, tid);
  665. mvm->hw_queue_to_mac80211[queue] |= BIT(mac80211_queue);
  666. IWL_DEBUG_TX_QUEUES(mvm,
  667. "Enabling TXQ #%d (mac80211 map:0x%x)\n",
  668. queue, mvm->hw_queue_to_mac80211[queue]);
  669. return queue;
  670. }
  671. bool iwl_mvm_enable_txq(struct iwl_mvm *mvm, int queue, int mac80211_queue,
  672. u16 ssn, const struct iwl_trans_txq_scd_cfg *cfg,
  673. unsigned int wdg_timeout)
  674. {
  675. struct iwl_scd_txq_cfg_cmd cmd = {
  676. .scd_queue = queue,
  677. .action = SCD_CFG_ENABLE_QUEUE,
  678. .window = cfg->frame_limit,
  679. .sta_id = cfg->sta_id,
  680. .ssn = cpu_to_le16(ssn),
  681. .tx_fifo = cfg->fifo,
  682. .aggregate = cfg->aggregate,
  683. .tid = cfg->tid,
  684. };
  685. bool inc_ssn;
  686. if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
  687. return false;
  688. /* Send the enabling command if we need to */
  689. if (!iwl_mvm_update_txq_mapping(mvm, queue, mac80211_queue,
  690. cfg->sta_id, cfg->tid))
  691. return false;
  692. inc_ssn = iwl_trans_txq_enable_cfg(mvm->trans, queue, ssn,
  693. NULL, wdg_timeout);
  694. if (inc_ssn)
  695. le16_add_cpu(&cmd.ssn, 1);
  696. WARN(iwl_mvm_send_cmd_pdu(mvm, SCD_QUEUE_CFG, 0, sizeof(cmd), &cmd),
  697. "Failed to configure queue %d on FIFO %d\n", queue, cfg->fifo);
  698. return inc_ssn;
  699. }
  700. int iwl_mvm_disable_txq(struct iwl_mvm *mvm, int queue, int mac80211_queue,
  701. u8 tid, u8 flags)
  702. {
  703. struct iwl_scd_txq_cfg_cmd cmd = {
  704. .scd_queue = queue,
  705. .action = SCD_CFG_DISABLE_QUEUE,
  706. };
  707. bool remove_mac_queue = true;
  708. int ret;
  709. if (iwl_mvm_has_new_tx_api(mvm)) {
  710. spin_lock_bh(&mvm->queue_info_lock);
  711. mvm->hw_queue_to_mac80211[queue] &= ~BIT(mac80211_queue);
  712. spin_unlock_bh(&mvm->queue_info_lock);
  713. iwl_trans_txq_free(mvm->trans, queue);
  714. return 0;
  715. }
  716. spin_lock_bh(&mvm->queue_info_lock);
  717. if (WARN_ON(mvm->queue_info[queue].hw_queue_refcount == 0)) {
  718. spin_unlock_bh(&mvm->queue_info_lock);
  719. return 0;
  720. }
  721. mvm->queue_info[queue].tid_bitmap &= ~BIT(tid);
  722. /*
  723. * If there is another TID with the same AC - don't remove the MAC queue
  724. * from the mapping
  725. */
  726. if (tid < IWL_MAX_TID_COUNT) {
  727. unsigned long tid_bitmap =
  728. mvm->queue_info[queue].tid_bitmap;
  729. int ac = tid_to_mac80211_ac[tid];
  730. int i;
  731. for_each_set_bit(i, &tid_bitmap, IWL_MAX_TID_COUNT) {
  732. if (tid_to_mac80211_ac[i] == ac)
  733. remove_mac_queue = false;
  734. }
  735. }
  736. if (remove_mac_queue)
  737. mvm->hw_queue_to_mac80211[queue] &=
  738. ~BIT(mac80211_queue);
  739. mvm->queue_info[queue].hw_queue_refcount--;
  740. cmd.action = mvm->queue_info[queue].hw_queue_refcount ?
  741. SCD_CFG_ENABLE_QUEUE : SCD_CFG_DISABLE_QUEUE;
  742. if (cmd.action == SCD_CFG_DISABLE_QUEUE)
  743. mvm->queue_info[queue].status = IWL_MVM_QUEUE_FREE;
  744. IWL_DEBUG_TX_QUEUES(mvm,
  745. "Disabling TXQ #%d refcount=%d (mac80211 map:0x%x)\n",
  746. queue,
  747. mvm->queue_info[queue].hw_queue_refcount,
  748. mvm->hw_queue_to_mac80211[queue]);
  749. /* If the queue is still enabled - nothing left to do in this func */
  750. if (cmd.action == SCD_CFG_ENABLE_QUEUE) {
  751. spin_unlock_bh(&mvm->queue_info_lock);
  752. return 0;
  753. }
  754. cmd.sta_id = mvm->queue_info[queue].ra_sta_id;
  755. cmd.tid = mvm->queue_info[queue].txq_tid;
  756. /* Make sure queue info is correct even though we overwrite it */
  757. WARN(mvm->queue_info[queue].hw_queue_refcount ||
  758. mvm->queue_info[queue].tid_bitmap ||
  759. mvm->hw_queue_to_mac80211[queue],
  760. "TXQ #%d info out-of-sync - refcount=%d, mac map=0x%x, tid=0x%x\n",
  761. queue, mvm->queue_info[queue].hw_queue_refcount,
  762. mvm->hw_queue_to_mac80211[queue],
  763. mvm->queue_info[queue].tid_bitmap);
  764. /* If we are here - the queue is freed and we can zero out these vals */
  765. mvm->queue_info[queue].hw_queue_refcount = 0;
  766. mvm->queue_info[queue].tid_bitmap = 0;
  767. mvm->hw_queue_to_mac80211[queue] = 0;
  768. /* Regardless if this is a reserved TXQ for a STA - mark it as false */
  769. mvm->queue_info[queue].reserved = false;
  770. spin_unlock_bh(&mvm->queue_info_lock);
  771. iwl_trans_txq_disable(mvm->trans, queue, false);
  772. ret = iwl_mvm_send_cmd_pdu(mvm, SCD_QUEUE_CFG, flags,
  773. sizeof(struct iwl_scd_txq_cfg_cmd), &cmd);
  774. if (ret)
  775. IWL_ERR(mvm, "Failed to disable queue %d (ret=%d)\n",
  776. queue, ret);
  777. return ret;
  778. }
  779. /**
  780. * iwl_mvm_send_lq_cmd() - Send link quality command
  781. * @init: This command is sent as part of station initialization right
  782. * after station has been added.
  783. *
  784. * The link quality command is sent as the last step of station creation.
  785. * This is the special case in which init is set and we call a callback in
  786. * this case to clear the state indicating that station creation is in
  787. * progress.
  788. */
  789. int iwl_mvm_send_lq_cmd(struct iwl_mvm *mvm, struct iwl_lq_cmd *lq, bool init)
  790. {
  791. struct iwl_host_cmd cmd = {
  792. .id = LQ_CMD,
  793. .len = { sizeof(struct iwl_lq_cmd), },
  794. .flags = init ? 0 : CMD_ASYNC,
  795. .data = { lq, },
  796. };
  797. if (WARN_ON(lq->sta_id == IWL_MVM_INVALID_STA))
  798. return -EINVAL;
  799. return iwl_mvm_send_cmd(mvm, &cmd);
  800. }
  801. /**
  802. * iwl_mvm_update_smps - Get a request to change the SMPS mode
  803. * @req_type: The part of the driver who call for a change.
  804. * @smps_requests: The request to change the SMPS mode.
  805. *
  806. * Get a requst to change the SMPS mode,
  807. * and change it according to all other requests in the driver.
  808. */
  809. void iwl_mvm_update_smps(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
  810. enum iwl_mvm_smps_type_request req_type,
  811. enum ieee80211_smps_mode smps_request)
  812. {
  813. struct iwl_mvm_vif *mvmvif;
  814. enum ieee80211_smps_mode smps_mode;
  815. int i;
  816. lockdep_assert_held(&mvm->mutex);
  817. /* SMPS is irrelevant for NICs that don't have at least 2 RX antenna */
  818. if (num_of_ant(iwl_mvm_get_valid_rx_ant(mvm)) == 1)
  819. return;
  820. if (vif->type == NL80211_IFTYPE_AP)
  821. smps_mode = IEEE80211_SMPS_OFF;
  822. else
  823. smps_mode = IEEE80211_SMPS_AUTOMATIC;
  824. mvmvif = iwl_mvm_vif_from_mac80211(vif);
  825. mvmvif->smps_requests[req_type] = smps_request;
  826. for (i = 0; i < NUM_IWL_MVM_SMPS_REQ; i++) {
  827. if (mvmvif->smps_requests[i] == IEEE80211_SMPS_STATIC) {
  828. smps_mode = IEEE80211_SMPS_STATIC;
  829. break;
  830. }
  831. if (mvmvif->smps_requests[i] == IEEE80211_SMPS_DYNAMIC)
  832. smps_mode = IEEE80211_SMPS_DYNAMIC;
  833. }
  834. ieee80211_request_smps(vif, smps_mode);
  835. }
  836. int iwl_mvm_request_statistics(struct iwl_mvm *mvm, bool clear)
  837. {
  838. struct iwl_statistics_cmd scmd = {
  839. .flags = clear ? cpu_to_le32(IWL_STATISTICS_FLG_CLEAR) : 0,
  840. };
  841. struct iwl_host_cmd cmd = {
  842. .id = STATISTICS_CMD,
  843. .len[0] = sizeof(scmd),
  844. .data[0] = &scmd,
  845. .flags = CMD_WANT_SKB,
  846. };
  847. int ret;
  848. ret = iwl_mvm_send_cmd(mvm, &cmd);
  849. if (ret)
  850. return ret;
  851. iwl_mvm_handle_rx_statistics(mvm, cmd.resp_pkt);
  852. iwl_free_resp(&cmd);
  853. if (clear)
  854. iwl_mvm_accu_radio_stats(mvm);
  855. return 0;
  856. }
  857. void iwl_mvm_accu_radio_stats(struct iwl_mvm *mvm)
  858. {
  859. mvm->accu_radio_stats.rx_time += mvm->radio_stats.rx_time;
  860. mvm->accu_radio_stats.tx_time += mvm->radio_stats.tx_time;
  861. mvm->accu_radio_stats.on_time_rf += mvm->radio_stats.on_time_rf;
  862. mvm->accu_radio_stats.on_time_scan += mvm->radio_stats.on_time_scan;
  863. }
  864. static void iwl_mvm_diversity_iter(void *_data, u8 *mac,
  865. struct ieee80211_vif *vif)
  866. {
  867. struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
  868. bool *result = _data;
  869. int i;
  870. for (i = 0; i < NUM_IWL_MVM_SMPS_REQ; i++) {
  871. if (mvmvif->smps_requests[i] == IEEE80211_SMPS_STATIC ||
  872. mvmvif->smps_requests[i] == IEEE80211_SMPS_DYNAMIC)
  873. *result = false;
  874. }
  875. }
  876. bool iwl_mvm_rx_diversity_allowed(struct iwl_mvm *mvm)
  877. {
  878. bool result = true;
  879. lockdep_assert_held(&mvm->mutex);
  880. if (num_of_ant(iwl_mvm_get_valid_rx_ant(mvm)) == 1)
  881. return false;
  882. if (mvm->cfg->rx_with_siso_diversity)
  883. return false;
  884. ieee80211_iterate_active_interfaces_atomic(
  885. mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
  886. iwl_mvm_diversity_iter, &result);
  887. return result;
  888. }
  889. int iwl_mvm_update_low_latency(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
  890. bool prev)
  891. {
  892. struct iwl_mvm_vif *mvmvif = iwl_mvm_vif_from_mac80211(vif);
  893. int res;
  894. lockdep_assert_held(&mvm->mutex);
  895. if (iwl_mvm_vif_low_latency(mvmvif) == prev)
  896. return 0;
  897. res = iwl_mvm_update_quotas(mvm, false, NULL);
  898. if (res)
  899. return res;
  900. iwl_mvm_bt_coex_vif_change(mvm);
  901. return iwl_mvm_power_update_mac(mvm);
  902. }
  903. static void iwl_mvm_ll_iter(void *_data, u8 *mac, struct ieee80211_vif *vif)
  904. {
  905. bool *result = _data;
  906. if (iwl_mvm_vif_low_latency(iwl_mvm_vif_from_mac80211(vif)))
  907. *result = true;
  908. }
  909. bool iwl_mvm_low_latency(struct iwl_mvm *mvm)
  910. {
  911. bool result = false;
  912. ieee80211_iterate_active_interfaces_atomic(
  913. mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
  914. iwl_mvm_ll_iter, &result);
  915. return result;
  916. }
  917. struct iwl_bss_iter_data {
  918. struct ieee80211_vif *vif;
  919. bool error;
  920. };
  921. static void iwl_mvm_bss_iface_iterator(void *_data, u8 *mac,
  922. struct ieee80211_vif *vif)
  923. {
  924. struct iwl_bss_iter_data *data = _data;
  925. if (vif->type != NL80211_IFTYPE_STATION || vif->p2p)
  926. return;
  927. if (data->vif) {
  928. data->error = true;
  929. return;
  930. }
  931. data->vif = vif;
  932. }
  933. struct ieee80211_vif *iwl_mvm_get_bss_vif(struct iwl_mvm *mvm)
  934. {
  935. struct iwl_bss_iter_data bss_iter_data = {};
  936. ieee80211_iterate_active_interfaces_atomic(
  937. mvm->hw, IEEE80211_IFACE_ITER_NORMAL,
  938. iwl_mvm_bss_iface_iterator, &bss_iter_data);
  939. if (bss_iter_data.error) {
  940. IWL_ERR(mvm, "More than one managed interface active!\n");
  941. return ERR_PTR(-EINVAL);
  942. }
  943. return bss_iter_data.vif;
  944. }
  945. struct iwl_sta_iter_data {
  946. bool assoc;
  947. };
  948. static void iwl_mvm_sta_iface_iterator(void *_data, u8 *mac,
  949. struct ieee80211_vif *vif)
  950. {
  951. struct iwl_sta_iter_data *data = _data;
  952. if (vif->type != NL80211_IFTYPE_STATION)
  953. return;
  954. if (vif->bss_conf.assoc)
  955. data->assoc = true;
  956. }
  957. bool iwl_mvm_is_vif_assoc(struct iwl_mvm *mvm)
  958. {
  959. struct iwl_sta_iter_data data = {
  960. .assoc = false,
  961. };
  962. ieee80211_iterate_active_interfaces_atomic(mvm->hw,
  963. IEEE80211_IFACE_ITER_NORMAL,
  964. iwl_mvm_sta_iface_iterator,
  965. &data);
  966. return data.assoc;
  967. }
  968. unsigned int iwl_mvm_get_wd_timeout(struct iwl_mvm *mvm,
  969. struct ieee80211_vif *vif,
  970. bool tdls, bool cmd_q)
  971. {
  972. struct iwl_fw_dbg_trigger_tlv *trigger;
  973. struct iwl_fw_dbg_trigger_txq_timer *txq_timer;
  974. unsigned int default_timeout =
  975. cmd_q ? IWL_DEF_WD_TIMEOUT : mvm->cfg->base_params->wd_timeout;
  976. if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_TXQ_TIMERS))
  977. return iwlmvm_mod_params.tfd_q_hang_detect ?
  978. default_timeout : IWL_WATCHDOG_DISABLED;
  979. trigger = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_TXQ_TIMERS);
  980. txq_timer = (void *)trigger->data;
  981. if (tdls)
  982. return le32_to_cpu(txq_timer->tdls);
  983. if (cmd_q)
  984. return le32_to_cpu(txq_timer->command_queue);
  985. if (WARN_ON(!vif))
  986. return default_timeout;
  987. switch (ieee80211_vif_type_p2p(vif)) {
  988. case NL80211_IFTYPE_ADHOC:
  989. return le32_to_cpu(txq_timer->ibss);
  990. case NL80211_IFTYPE_STATION:
  991. return le32_to_cpu(txq_timer->bss);
  992. case NL80211_IFTYPE_AP:
  993. return le32_to_cpu(txq_timer->softap);
  994. case NL80211_IFTYPE_P2P_CLIENT:
  995. return le32_to_cpu(txq_timer->p2p_client);
  996. case NL80211_IFTYPE_P2P_GO:
  997. return le32_to_cpu(txq_timer->p2p_go);
  998. case NL80211_IFTYPE_P2P_DEVICE:
  999. return le32_to_cpu(txq_timer->p2p_device);
  1000. default:
  1001. WARN_ON(1);
  1002. return mvm->cfg->base_params->wd_timeout;
  1003. }
  1004. }
  1005. void iwl_mvm_connection_loss(struct iwl_mvm *mvm, struct ieee80211_vif *vif,
  1006. const char *errmsg)
  1007. {
  1008. struct iwl_fw_dbg_trigger_tlv *trig;
  1009. struct iwl_fw_dbg_trigger_mlme *trig_mlme;
  1010. if (!iwl_fw_dbg_trigger_enabled(mvm->fw, FW_DBG_TRIGGER_MLME))
  1011. goto out;
  1012. trig = iwl_fw_dbg_get_trigger(mvm->fw, FW_DBG_TRIGGER_MLME);
  1013. trig_mlme = (void *)trig->data;
  1014. if (!iwl_fw_dbg_trigger_check_stop(&mvm->fwrt,
  1015. ieee80211_vif_to_wdev(vif), trig))
  1016. goto out;
  1017. if (trig_mlme->stop_connection_loss &&
  1018. --trig_mlme->stop_connection_loss)
  1019. goto out;
  1020. iwl_fw_dbg_collect_trig(&mvm->fwrt, trig, "%s", errmsg);
  1021. out:
  1022. ieee80211_connection_loss(vif);
  1023. }
  1024. /*
  1025. * Remove inactive TIDs of a given queue.
  1026. * If all queue TIDs are inactive - mark the queue as inactive
  1027. * If only some the queue TIDs are inactive - unmap them from the queue
  1028. */
  1029. static void iwl_mvm_remove_inactive_tids(struct iwl_mvm *mvm,
  1030. struct iwl_mvm_sta *mvmsta, int queue,
  1031. unsigned long tid_bitmap)
  1032. {
  1033. int tid;
  1034. lockdep_assert_held(&mvmsta->lock);
  1035. lockdep_assert_held(&mvm->queue_info_lock);
  1036. if (WARN_ON(iwl_mvm_has_new_tx_api(mvm)))
  1037. return;
  1038. /* Go over all non-active TIDs, incl. IWL_MAX_TID_COUNT (for mgmt) */
  1039. for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1) {
  1040. /* If some TFDs are still queued - don't mark TID as inactive */
  1041. if (iwl_mvm_tid_queued(mvm, &mvmsta->tid_data[tid]))
  1042. tid_bitmap &= ~BIT(tid);
  1043. /* Don't mark as inactive any TID that has an active BA */
  1044. if (mvmsta->tid_data[tid].state != IWL_AGG_OFF)
  1045. tid_bitmap &= ~BIT(tid);
  1046. }
  1047. /* If all TIDs in the queue are inactive - mark queue as inactive. */
  1048. if (tid_bitmap == mvm->queue_info[queue].tid_bitmap) {
  1049. mvm->queue_info[queue].status = IWL_MVM_QUEUE_INACTIVE;
  1050. for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1)
  1051. mvmsta->tid_data[tid].is_tid_active = false;
  1052. IWL_DEBUG_TX_QUEUES(mvm, "Queue %d marked as inactive\n",
  1053. queue);
  1054. return;
  1055. }
  1056. /*
  1057. * If we are here, this is a shared queue and not all TIDs timed-out.
  1058. * Remove the ones that did.
  1059. */
  1060. for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1) {
  1061. int mac_queue = mvmsta->vif->hw_queue[tid_to_mac80211_ac[tid]];
  1062. mvmsta->tid_data[tid].txq_id = IWL_MVM_INVALID_QUEUE;
  1063. mvm->hw_queue_to_mac80211[queue] &= ~BIT(mac_queue);
  1064. mvm->queue_info[queue].hw_queue_refcount--;
  1065. mvm->queue_info[queue].tid_bitmap &= ~BIT(tid);
  1066. mvmsta->tid_data[tid].is_tid_active = false;
  1067. IWL_DEBUG_TX_QUEUES(mvm,
  1068. "Removing inactive TID %d from shared Q:%d\n",
  1069. tid, queue);
  1070. }
  1071. IWL_DEBUG_TX_QUEUES(mvm,
  1072. "TXQ #%d left with tid bitmap 0x%x\n", queue,
  1073. mvm->queue_info[queue].tid_bitmap);
  1074. /*
  1075. * There may be different TIDs with the same mac queues, so make
  1076. * sure all TIDs have existing corresponding mac queues enabled
  1077. */
  1078. tid_bitmap = mvm->queue_info[queue].tid_bitmap;
  1079. for_each_set_bit(tid, &tid_bitmap, IWL_MAX_TID_COUNT + 1) {
  1080. mvm->hw_queue_to_mac80211[queue] |=
  1081. BIT(mvmsta->vif->hw_queue[tid_to_mac80211_ac[tid]]);
  1082. }
  1083. /* If the queue is marked as shared - "unshare" it */
  1084. if (mvm->queue_info[queue].hw_queue_refcount == 1 &&
  1085. mvm->queue_info[queue].status == IWL_MVM_QUEUE_SHARED) {
  1086. mvm->queue_info[queue].status = IWL_MVM_QUEUE_RECONFIGURING;
  1087. IWL_DEBUG_TX_QUEUES(mvm, "Marking Q:%d for reconfig\n",
  1088. queue);
  1089. }
  1090. }
  1091. void iwl_mvm_inactivity_check(struct iwl_mvm *mvm)
  1092. {
  1093. unsigned long timeout_queues_map = 0;
  1094. unsigned long now = jiffies;
  1095. int i;
  1096. if (iwl_mvm_has_new_tx_api(mvm))
  1097. return;
  1098. spin_lock_bh(&mvm->queue_info_lock);
  1099. for (i = 0; i < IWL_MAX_HW_QUEUES; i++)
  1100. if (mvm->queue_info[i].hw_queue_refcount > 0)
  1101. timeout_queues_map |= BIT(i);
  1102. spin_unlock_bh(&mvm->queue_info_lock);
  1103. rcu_read_lock();
  1104. /*
  1105. * If a queue time outs - mark it as INACTIVE (don't remove right away
  1106. * if we don't have to.) This is an optimization in case traffic comes
  1107. * later, and we don't HAVE to use a currently-inactive queue
  1108. */
  1109. for_each_set_bit(i, &timeout_queues_map, IWL_MAX_HW_QUEUES) {
  1110. struct ieee80211_sta *sta;
  1111. struct iwl_mvm_sta *mvmsta;
  1112. u8 sta_id;
  1113. int tid;
  1114. unsigned long inactive_tid_bitmap = 0;
  1115. unsigned long queue_tid_bitmap;
  1116. spin_lock_bh(&mvm->queue_info_lock);
  1117. queue_tid_bitmap = mvm->queue_info[i].tid_bitmap;
  1118. /* If TXQ isn't in active use anyway - nothing to do here... */
  1119. if (mvm->queue_info[i].status != IWL_MVM_QUEUE_READY &&
  1120. mvm->queue_info[i].status != IWL_MVM_QUEUE_SHARED) {
  1121. spin_unlock_bh(&mvm->queue_info_lock);
  1122. continue;
  1123. }
  1124. /* Check to see if there are inactive TIDs on this queue */
  1125. for_each_set_bit(tid, &queue_tid_bitmap,
  1126. IWL_MAX_TID_COUNT + 1) {
  1127. if (time_after(mvm->queue_info[i].last_frame_time[tid] +
  1128. IWL_MVM_DQA_QUEUE_TIMEOUT, now))
  1129. continue;
  1130. inactive_tid_bitmap |= BIT(tid);
  1131. }
  1132. spin_unlock_bh(&mvm->queue_info_lock);
  1133. /* If all TIDs are active - finish check on this queue */
  1134. if (!inactive_tid_bitmap)
  1135. continue;
  1136. /*
  1137. * If we are here - the queue hadn't been served recently and is
  1138. * in use
  1139. */
  1140. sta_id = mvm->queue_info[i].ra_sta_id;
  1141. sta = rcu_dereference(mvm->fw_id_to_mac_id[sta_id]);
  1142. /*
  1143. * If the STA doesn't exist anymore, it isn't an error. It could
  1144. * be that it was removed since getting the queues, and in this
  1145. * case it should've inactivated its queues anyway.
  1146. */
  1147. if (IS_ERR_OR_NULL(sta))
  1148. continue;
  1149. mvmsta = iwl_mvm_sta_from_mac80211(sta);
  1150. spin_lock_bh(&mvmsta->lock);
  1151. spin_lock(&mvm->queue_info_lock);
  1152. iwl_mvm_remove_inactive_tids(mvm, mvmsta, i,
  1153. inactive_tid_bitmap);
  1154. spin_unlock(&mvm->queue_info_lock);
  1155. spin_unlock_bh(&mvmsta->lock);
  1156. }
  1157. rcu_read_unlock();
  1158. }
  1159. void iwl_mvm_get_sync_time(struct iwl_mvm *mvm, u32 *gp2, u64 *boottime)
  1160. {
  1161. bool ps_disabled;
  1162. lockdep_assert_held(&mvm->mutex);
  1163. /* Disable power save when reading GP2 */
  1164. ps_disabled = mvm->ps_disabled;
  1165. if (!ps_disabled) {
  1166. mvm->ps_disabled = true;
  1167. iwl_mvm_power_update_device(mvm);
  1168. }
  1169. *gp2 = iwl_read_prph(mvm->trans, DEVICE_SYSTEM_TIME_REG);
  1170. *boottime = ktime_get_boot_ns();
  1171. if (!ps_disabled) {
  1172. mvm->ps_disabled = ps_disabled;
  1173. iwl_mvm_power_update_device(mvm);
  1174. }
  1175. }