dtc.h 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142
  1. /*
  2. * DTC controller, taken from T128 driver by...
  3. * Copyright 1993, Drew Eckhardt
  4. * Visionary Computing
  5. * (Unix and Linux consulting and custom programming)
  6. * drew@colorado.edu
  7. * +1 (303) 440-4894
  8. */
  9. #ifndef DTC3280_H
  10. #define DTC3280_H
  11. #define NCR5380_implementation_fields \
  12. void __iomem *base
  13. #define DTC_address(reg) \
  14. (((struct NCR5380_hostdata *)shost_priv(instance))->base + DTC_5380_OFFSET + reg)
  15. #define NCR5380_read(reg) (readb(DTC_address(reg)))
  16. #define NCR5380_write(reg, value) (writeb(value, DTC_address(reg)))
  17. #define NCR5380_dma_xfer_len(instance, cmd, phase) \
  18. dtc_dma_xfer_len(cmd)
  19. #define NCR5380_dma_recv_setup dtc_pread
  20. #define NCR5380_dma_send_setup dtc_pwrite
  21. #define NCR5380_dma_residual(instance) (0)
  22. #define NCR5380_intr dtc_intr
  23. #define NCR5380_queue_command dtc_queue_command
  24. #define NCR5380_abort dtc_abort
  25. #define NCR5380_bus_reset dtc_bus_reset
  26. #define NCR5380_info dtc_info
  27. #define NCR5380_io_delay(x) udelay(x)
  28. /* 15 12 11 10
  29. 1001 1100 0000 0000 */
  30. #define DTC_IRQS 0x9c00
  31. #endif /* DTC3280_H */