.. |
Makefile
|
b51adc77e2
drm/amd/display: Only blank DCN when we have set_blank implementation
|
7 years ago |
dcn10_cm_common.c
|
44c6f2e59e
drm/amd/display: Handle HDR use cases.
|
7 years ago |
dcn10_cm_common.h
|
44c6f2e59e
drm/amd/display: Handle HDR use cases.
|
7 years ago |
dcn10_dpp.c
|
f553e68102
drm/amd/display: add per pipe dppclk
|
7 years ago |
dcn10_dpp.h
|
af1b00cdc6
drm/amd/display: Define dpp1_set_cursor_position in header
|
7 years ago |
dcn10_dpp_cm.c
|
792474b736
drm/amd/display: De PQ implementation
|
7 years ago |
dcn10_dpp_dscl.c
|
8980aa3c9e
drm/amd/display: Only program watermark for full update.
|
7 years ago |
dcn10_hubbub.c
|
1296423bf2
drm/amd/display: define DC_LOGGER for logger
|
7 years ago |
dcn10_hubbub.h
|
cf1df90f35
drm/amd/display: Check DCN PState ASSERT failure
|
7 years ago |
dcn10_hubp.c
|
cf8c19a305
drm/amd/display: Add primary tmz_c and meta tmz tmz_c.
|
7 years ago |
dcn10_hubp.h
|
cf8c19a305
drm/amd/display: Add primary tmz_c and meta tmz tmz_c.
|
7 years ago |
dcn10_hw_sequencer.c
|
1296423bf2
drm/amd/display: define DC_LOGGER for logger
|
7 years ago |
dcn10_hw_sequencer.h
|
b3a1cbc0c5
drm/amd/display: Expose is_rgb_cspace function in hw_sequencer
|
7 years ago |
dcn10_ipp.c
|
b87d78d6aa
drm/amd/display: moving cursor functions from ipp to mem_input
|
8 years ago |
dcn10_ipp.h
|
f8e413bf3c
drm/amd/display: Move dpp reg access from hwss to dpp module.
|
7 years ago |
dcn10_mpc.c
|
043b19bded
drm/amd/display: use REG_UPDATE for MPC mux
|
7 years ago |
dcn10_mpc.h
|
4e1c1875c7
drm/amd/display: Reset MPCC muxes during init
|
7 years ago |
dcn10_opp.c
|
be2f449a19
drm/amd/display: Move opp reg access from hwss to opp module.
|
7 years ago |
dcn10_opp.h
|
be2f449a19
drm/amd/display: Move opp reg access from hwss to opp module.
|
7 years ago |
dcn10_optc.c
|
72d520d4fa
drm/amd/display: Update FMT and OPPBUF functions
|
7 years ago |
dcn10_optc.h
|
8ff15a8fcc
drm/amd/display: Update DCN OPTC registers
|
7 years ago |
dcn10_resource.c
|
c5fc7f59a7
drm/amd/display: resume from S3 bypass power down HW block.
|
7 years ago |
dcn10_resource.h
|
fb3466a450
drm/amd/display: Flattening core_dc to dc
|
8 years ago |