intel_dp_mst.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598
  1. /*
  2. * Copyright © 2008 Intel Corporation
  3. * 2014 Red Hat Inc.
  4. *
  5. * Permission is hereby granted, free of charge, to any person obtaining a
  6. * copy of this software and associated documentation files (the "Software"),
  7. * to deal in the Software without restriction, including without limitation
  8. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  9. * and/or sell copies of the Software, and to permit persons to whom the
  10. * Software is furnished to do so, subject to the following conditions:
  11. *
  12. * The above copyright notice and this permission notice (including the next
  13. * paragraph) shall be included in all copies or substantial portions of the
  14. * Software.
  15. *
  16. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  19. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  21. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
  22. * IN THE SOFTWARE.
  23. *
  24. */
  25. #include <drm/drmP.h>
  26. #include "i915_drv.h"
  27. #include "intel_drv.h"
  28. #include <drm/drm_atomic_helper.h>
  29. #include <drm/drm_crtc_helper.h>
  30. #include <drm/drm_edid.h>
  31. static bool intel_dp_mst_compute_config(struct intel_encoder *encoder,
  32. struct intel_crtc_state *pipe_config,
  33. struct drm_connector_state *conn_state)
  34. {
  35. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  36. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  37. struct intel_dp *intel_dp = &intel_dig_port->dp;
  38. struct intel_connector *connector =
  39. to_intel_connector(conn_state->connector);
  40. struct drm_atomic_state *state;
  41. int bpp;
  42. int lane_count, slots;
  43. const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
  44. int mst_pbn;
  45. pipe_config->has_pch_encoder = false;
  46. bpp = 24;
  47. /*
  48. * for MST we always configure max link bw - the spec doesn't
  49. * seem to suggest we should do otherwise.
  50. */
  51. lane_count = drm_dp_max_lane_count(intel_dp->dpcd);
  52. pipe_config->lane_count = lane_count;
  53. pipe_config->pipe_bpp = 24;
  54. pipe_config->port_clock = intel_dp_max_link_rate(intel_dp);
  55. state = pipe_config->base.state;
  56. if (drm_dp_mst_port_has_audio(&intel_dp->mst_mgr, connector->port))
  57. pipe_config->has_audio = true;
  58. mst_pbn = drm_dp_calc_pbn_mode(adjusted_mode->crtc_clock, bpp);
  59. pipe_config->pbn = mst_pbn;
  60. slots = drm_dp_find_vcpi_slots(&intel_dp->mst_mgr, mst_pbn);
  61. intel_link_compute_m_n(bpp, lane_count,
  62. adjusted_mode->crtc_clock,
  63. pipe_config->port_clock,
  64. &pipe_config->dp_m_n);
  65. pipe_config->dp_m_n.tu = slots;
  66. return true;
  67. }
  68. static void intel_mst_disable_dp(struct intel_encoder *encoder,
  69. struct intel_crtc_state *old_crtc_state,
  70. struct drm_connector_state *old_conn_state)
  71. {
  72. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  73. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  74. struct intel_dp *intel_dp = &intel_dig_port->dp;
  75. struct intel_connector *connector =
  76. to_intel_connector(old_conn_state->connector);
  77. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  78. int ret;
  79. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  80. drm_dp_mst_reset_vcpi_slots(&intel_dp->mst_mgr, connector->port);
  81. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  82. if (ret) {
  83. DRM_ERROR("failed to update payload %d\n", ret);
  84. }
  85. if (old_crtc_state->has_audio) {
  86. intel_audio_codec_disable(encoder);
  87. intel_display_power_put(dev_priv, POWER_DOMAIN_AUDIO);
  88. }
  89. }
  90. static void intel_mst_post_disable_dp(struct intel_encoder *encoder,
  91. struct intel_crtc_state *old_crtc_state,
  92. struct drm_connector_state *old_conn_state)
  93. {
  94. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  95. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  96. struct intel_dp *intel_dp = &intel_dig_port->dp;
  97. struct intel_connector *connector =
  98. to_intel_connector(old_conn_state->connector);
  99. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  100. /* this can fail */
  101. drm_dp_check_act_status(&intel_dp->mst_mgr);
  102. /* and this can also fail */
  103. drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  104. drm_dp_mst_deallocate_vcpi(&intel_dp->mst_mgr, connector->port);
  105. intel_dp->active_mst_links--;
  106. intel_mst->connector = NULL;
  107. if (intel_dp->active_mst_links == 0) {
  108. intel_dig_port->base.post_disable(&intel_dig_port->base,
  109. NULL, NULL);
  110. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
  111. }
  112. }
  113. static void intel_mst_pre_enable_dp(struct intel_encoder *encoder,
  114. struct intel_crtc_state *pipe_config,
  115. struct drm_connector_state *conn_state)
  116. {
  117. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  118. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  119. struct intel_dp *intel_dp = &intel_dig_port->dp;
  120. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  121. enum port port = intel_dig_port->port;
  122. struct intel_connector *connector =
  123. to_intel_connector(conn_state->connector);
  124. int ret;
  125. uint32_t temp;
  126. int slots;
  127. /* MST encoders are bound to a crtc, not to a connector,
  128. * force the mapping here for get_hw_state.
  129. */
  130. connector->encoder = encoder;
  131. intel_mst->connector = connector;
  132. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  133. if (intel_dp->active_mst_links == 0) {
  134. intel_ddi_clk_select(&intel_dig_port->base,
  135. pipe_config->shared_dpll);
  136. intel_prepare_dp_ddi_buffers(&intel_dig_port->base);
  137. intel_dp_set_link_params(intel_dp,
  138. pipe_config->port_clock,
  139. pipe_config->lane_count,
  140. true);
  141. intel_ddi_init_dp_buf_reg(&intel_dig_port->base);
  142. intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
  143. intel_dp_start_link_train(intel_dp);
  144. intel_dp_stop_link_train(intel_dp);
  145. }
  146. ret = drm_dp_mst_allocate_vcpi(&intel_dp->mst_mgr,
  147. connector->port,
  148. pipe_config->pbn, &slots);
  149. if (ret == false) {
  150. DRM_ERROR("failed to allocate vcpi\n");
  151. return;
  152. }
  153. intel_dp->active_mst_links++;
  154. temp = I915_READ(DP_TP_STATUS(port));
  155. I915_WRITE(DP_TP_STATUS(port), temp);
  156. ret = drm_dp_update_payload_part1(&intel_dp->mst_mgr);
  157. }
  158. static void intel_mst_enable_dp(struct intel_encoder *encoder,
  159. struct intel_crtc_state *pipe_config,
  160. struct drm_connector_state *conn_state)
  161. {
  162. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  163. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  164. struct intel_dp *intel_dp = &intel_dig_port->dp;
  165. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  166. enum port port = intel_dig_port->port;
  167. int ret;
  168. DRM_DEBUG_KMS("%d\n", intel_dp->active_mst_links);
  169. if (intel_wait_for_register(dev_priv,
  170. DP_TP_STATUS(port),
  171. DP_TP_STATUS_ACT_SENT,
  172. DP_TP_STATUS_ACT_SENT,
  173. 1))
  174. DRM_ERROR("Timed out waiting for ACT sent\n");
  175. ret = drm_dp_check_act_status(&intel_dp->mst_mgr);
  176. ret = drm_dp_update_payload_part2(&intel_dp->mst_mgr);
  177. if (pipe_config->has_audio) {
  178. intel_display_power_get(dev_priv, POWER_DOMAIN_AUDIO);
  179. intel_audio_codec_enable(encoder, pipe_config, conn_state);
  180. }
  181. }
  182. static bool intel_dp_mst_enc_get_hw_state(struct intel_encoder *encoder,
  183. enum pipe *pipe)
  184. {
  185. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  186. *pipe = intel_mst->pipe;
  187. if (intel_mst->connector)
  188. return true;
  189. return false;
  190. }
  191. static void intel_dp_mst_enc_get_config(struct intel_encoder *encoder,
  192. struct intel_crtc_state *pipe_config)
  193. {
  194. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(&encoder->base);
  195. struct intel_digital_port *intel_dig_port = intel_mst->primary;
  196. struct intel_crtc *crtc = to_intel_crtc(pipe_config->base.crtc);
  197. struct drm_i915_private *dev_priv = to_i915(encoder->base.dev);
  198. enum transcoder cpu_transcoder = pipe_config->cpu_transcoder;
  199. u32 temp, flags = 0;
  200. pipe_config->has_audio =
  201. intel_ddi_is_audio_enabled(dev_priv, crtc);
  202. temp = I915_READ(TRANS_DDI_FUNC_CTL(cpu_transcoder));
  203. if (temp & TRANS_DDI_PHSYNC)
  204. flags |= DRM_MODE_FLAG_PHSYNC;
  205. else
  206. flags |= DRM_MODE_FLAG_NHSYNC;
  207. if (temp & TRANS_DDI_PVSYNC)
  208. flags |= DRM_MODE_FLAG_PVSYNC;
  209. else
  210. flags |= DRM_MODE_FLAG_NVSYNC;
  211. switch (temp & TRANS_DDI_BPC_MASK) {
  212. case TRANS_DDI_BPC_6:
  213. pipe_config->pipe_bpp = 18;
  214. break;
  215. case TRANS_DDI_BPC_8:
  216. pipe_config->pipe_bpp = 24;
  217. break;
  218. case TRANS_DDI_BPC_10:
  219. pipe_config->pipe_bpp = 30;
  220. break;
  221. case TRANS_DDI_BPC_12:
  222. pipe_config->pipe_bpp = 36;
  223. break;
  224. default:
  225. break;
  226. }
  227. pipe_config->base.adjusted_mode.flags |= flags;
  228. pipe_config->lane_count =
  229. ((temp & DDI_PORT_WIDTH_MASK) >> DDI_PORT_WIDTH_SHIFT) + 1;
  230. intel_dp_get_m_n(crtc, pipe_config);
  231. intel_ddi_clock_get(&intel_dig_port->base, pipe_config);
  232. }
  233. static int intel_dp_mst_get_ddc_modes(struct drm_connector *connector)
  234. {
  235. struct intel_connector *intel_connector = to_intel_connector(connector);
  236. struct intel_dp *intel_dp = intel_connector->mst_port;
  237. struct edid *edid;
  238. int ret;
  239. if (!intel_dp) {
  240. return intel_connector_update_modes(connector, NULL);
  241. }
  242. edid = drm_dp_mst_get_edid(connector, &intel_dp->mst_mgr, intel_connector->port);
  243. ret = intel_connector_update_modes(connector, edid);
  244. kfree(edid);
  245. return ret;
  246. }
  247. static enum drm_connector_status
  248. intel_dp_mst_detect(struct drm_connector *connector, bool force)
  249. {
  250. struct intel_connector *intel_connector = to_intel_connector(connector);
  251. struct intel_dp *intel_dp = intel_connector->mst_port;
  252. if (!intel_dp)
  253. return connector_status_disconnected;
  254. return drm_dp_mst_detect_port(connector, &intel_dp->mst_mgr, intel_connector->port);
  255. }
  256. static int
  257. intel_dp_mst_set_property(struct drm_connector *connector,
  258. struct drm_property *property,
  259. uint64_t val)
  260. {
  261. return 0;
  262. }
  263. static void
  264. intel_dp_mst_connector_destroy(struct drm_connector *connector)
  265. {
  266. struct intel_connector *intel_connector = to_intel_connector(connector);
  267. if (!IS_ERR_OR_NULL(intel_connector->edid))
  268. kfree(intel_connector->edid);
  269. drm_connector_cleanup(connector);
  270. kfree(connector);
  271. }
  272. static const struct drm_connector_funcs intel_dp_mst_connector_funcs = {
  273. .dpms = drm_atomic_helper_connector_dpms,
  274. .detect = intel_dp_mst_detect,
  275. .fill_modes = drm_helper_probe_single_connector_modes,
  276. .set_property = intel_dp_mst_set_property,
  277. .atomic_get_property = intel_connector_atomic_get_property,
  278. .late_register = intel_connector_register,
  279. .early_unregister = intel_connector_unregister,
  280. .destroy = intel_dp_mst_connector_destroy,
  281. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  282. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  283. };
  284. static int intel_dp_mst_get_modes(struct drm_connector *connector)
  285. {
  286. return intel_dp_mst_get_ddc_modes(connector);
  287. }
  288. static enum drm_mode_status
  289. intel_dp_mst_mode_valid(struct drm_connector *connector,
  290. struct drm_display_mode *mode)
  291. {
  292. int max_dotclk = to_i915(connector->dev)->max_dotclk_freq;
  293. /* TODO - validate mode against available PBN for link */
  294. if (mode->clock < 10000)
  295. return MODE_CLOCK_LOW;
  296. if (mode->flags & DRM_MODE_FLAG_DBLCLK)
  297. return MODE_H_ILLEGAL;
  298. if (mode->clock > max_dotclk)
  299. return MODE_CLOCK_HIGH;
  300. return MODE_OK;
  301. }
  302. static struct drm_encoder *intel_mst_atomic_best_encoder(struct drm_connector *connector,
  303. struct drm_connector_state *state)
  304. {
  305. struct intel_connector *intel_connector = to_intel_connector(connector);
  306. struct intel_dp *intel_dp = intel_connector->mst_port;
  307. struct intel_crtc *crtc = to_intel_crtc(state->crtc);
  308. if (!intel_dp)
  309. return NULL;
  310. return &intel_dp->mst_encoders[crtc->pipe]->base.base;
  311. }
  312. static struct drm_encoder *intel_mst_best_encoder(struct drm_connector *connector)
  313. {
  314. struct intel_connector *intel_connector = to_intel_connector(connector);
  315. struct intel_dp *intel_dp = intel_connector->mst_port;
  316. if (!intel_dp)
  317. return NULL;
  318. return &intel_dp->mst_encoders[0]->base.base;
  319. }
  320. static const struct drm_connector_helper_funcs intel_dp_mst_connector_helper_funcs = {
  321. .get_modes = intel_dp_mst_get_modes,
  322. .mode_valid = intel_dp_mst_mode_valid,
  323. .atomic_best_encoder = intel_mst_atomic_best_encoder,
  324. .best_encoder = intel_mst_best_encoder,
  325. };
  326. static void intel_dp_mst_encoder_destroy(struct drm_encoder *encoder)
  327. {
  328. struct intel_dp_mst_encoder *intel_mst = enc_to_mst(encoder);
  329. drm_encoder_cleanup(encoder);
  330. kfree(intel_mst);
  331. }
  332. static const struct drm_encoder_funcs intel_dp_mst_enc_funcs = {
  333. .destroy = intel_dp_mst_encoder_destroy,
  334. };
  335. static bool intel_dp_mst_get_hw_state(struct intel_connector *connector)
  336. {
  337. if (connector->encoder && connector->base.state->crtc) {
  338. enum pipe pipe;
  339. if (!connector->encoder->get_hw_state(connector->encoder, &pipe))
  340. return false;
  341. return true;
  342. }
  343. return false;
  344. }
  345. static void intel_connector_add_to_fbdev(struct intel_connector *connector)
  346. {
  347. #ifdef CONFIG_DRM_FBDEV_EMULATION
  348. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  349. if (dev_priv->fbdev)
  350. drm_fb_helper_add_one_connector(&dev_priv->fbdev->helper,
  351. &connector->base);
  352. #endif
  353. }
  354. static void intel_connector_remove_from_fbdev(struct intel_connector *connector)
  355. {
  356. #ifdef CONFIG_DRM_FBDEV_EMULATION
  357. struct drm_i915_private *dev_priv = to_i915(connector->base.dev);
  358. if (dev_priv->fbdev)
  359. drm_fb_helper_remove_one_connector(&dev_priv->fbdev->helper,
  360. &connector->base);
  361. #endif
  362. }
  363. static struct drm_connector *intel_dp_add_mst_connector(struct drm_dp_mst_topology_mgr *mgr, struct drm_dp_mst_port *port, const char *pathprop)
  364. {
  365. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  366. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  367. struct drm_device *dev = intel_dig_port->base.base.dev;
  368. struct intel_connector *intel_connector;
  369. struct drm_connector *connector;
  370. int i;
  371. intel_connector = intel_connector_alloc();
  372. if (!intel_connector)
  373. return NULL;
  374. connector = &intel_connector->base;
  375. drm_connector_init(dev, connector, &intel_dp_mst_connector_funcs, DRM_MODE_CONNECTOR_DisplayPort);
  376. drm_connector_helper_add(connector, &intel_dp_mst_connector_helper_funcs);
  377. intel_connector->get_hw_state = intel_dp_mst_get_hw_state;
  378. intel_connector->mst_port = intel_dp;
  379. intel_connector->port = port;
  380. for (i = PIPE_A; i <= PIPE_C; i++) {
  381. drm_mode_connector_attach_encoder(&intel_connector->base,
  382. &intel_dp->mst_encoders[i]->base.base);
  383. }
  384. intel_dp_add_properties(intel_dp, connector);
  385. drm_object_attach_property(&connector->base, dev->mode_config.path_property, 0);
  386. drm_object_attach_property(&connector->base, dev->mode_config.tile_property, 0);
  387. drm_mode_connector_set_path_property(connector, pathprop);
  388. return connector;
  389. }
  390. static void intel_dp_register_mst_connector(struct drm_connector *connector)
  391. {
  392. struct intel_connector *intel_connector = to_intel_connector(connector);
  393. struct drm_device *dev = connector->dev;
  394. drm_modeset_lock_all(dev);
  395. intel_connector_add_to_fbdev(intel_connector);
  396. drm_modeset_unlock_all(dev);
  397. drm_connector_register(&intel_connector->base);
  398. }
  399. static void intel_dp_destroy_mst_connector(struct drm_dp_mst_topology_mgr *mgr,
  400. struct drm_connector *connector)
  401. {
  402. struct intel_connector *intel_connector = to_intel_connector(connector);
  403. struct drm_device *dev = connector->dev;
  404. drm_connector_unregister(connector);
  405. /* need to nuke the connector */
  406. drm_modeset_lock_all(dev);
  407. intel_connector_remove_from_fbdev(intel_connector);
  408. intel_connector->mst_port = NULL;
  409. drm_modeset_unlock_all(dev);
  410. drm_connector_unreference(&intel_connector->base);
  411. DRM_DEBUG_KMS("\n");
  412. }
  413. static void intel_dp_mst_hotplug(struct drm_dp_mst_topology_mgr *mgr)
  414. {
  415. struct intel_dp *intel_dp = container_of(mgr, struct intel_dp, mst_mgr);
  416. struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
  417. struct drm_device *dev = intel_dig_port->base.base.dev;
  418. drm_kms_helper_hotplug_event(dev);
  419. }
  420. static const struct drm_dp_mst_topology_cbs mst_cbs = {
  421. .add_connector = intel_dp_add_mst_connector,
  422. .register_connector = intel_dp_register_mst_connector,
  423. .destroy_connector = intel_dp_destroy_mst_connector,
  424. .hotplug = intel_dp_mst_hotplug,
  425. };
  426. static struct intel_dp_mst_encoder *
  427. intel_dp_create_fake_mst_encoder(struct intel_digital_port *intel_dig_port, enum pipe pipe)
  428. {
  429. struct intel_dp_mst_encoder *intel_mst;
  430. struct intel_encoder *intel_encoder;
  431. struct drm_device *dev = intel_dig_port->base.base.dev;
  432. intel_mst = kzalloc(sizeof(*intel_mst), GFP_KERNEL);
  433. if (!intel_mst)
  434. return NULL;
  435. intel_mst->pipe = pipe;
  436. intel_encoder = &intel_mst->base;
  437. intel_mst->primary = intel_dig_port;
  438. drm_encoder_init(dev, &intel_encoder->base, &intel_dp_mst_enc_funcs,
  439. DRM_MODE_ENCODER_DPMST, "DP-MST %c", pipe_name(pipe));
  440. intel_encoder->type = INTEL_OUTPUT_DP_MST;
  441. intel_encoder->port = intel_dig_port->port;
  442. intel_encoder->crtc_mask = 0x7;
  443. intel_encoder->cloneable = 0;
  444. intel_encoder->compute_config = intel_dp_mst_compute_config;
  445. intel_encoder->disable = intel_mst_disable_dp;
  446. intel_encoder->post_disable = intel_mst_post_disable_dp;
  447. intel_encoder->pre_enable = intel_mst_pre_enable_dp;
  448. intel_encoder->enable = intel_mst_enable_dp;
  449. intel_encoder->get_hw_state = intel_dp_mst_enc_get_hw_state;
  450. intel_encoder->get_config = intel_dp_mst_enc_get_config;
  451. return intel_mst;
  452. }
  453. static bool
  454. intel_dp_create_fake_mst_encoders(struct intel_digital_port *intel_dig_port)
  455. {
  456. int i;
  457. struct intel_dp *intel_dp = &intel_dig_port->dp;
  458. for (i = PIPE_A; i <= PIPE_C; i++)
  459. intel_dp->mst_encoders[i] = intel_dp_create_fake_mst_encoder(intel_dig_port, i);
  460. return true;
  461. }
  462. int
  463. intel_dp_mst_encoder_init(struct intel_digital_port *intel_dig_port, int conn_base_id)
  464. {
  465. struct intel_dp *intel_dp = &intel_dig_port->dp;
  466. struct drm_device *dev = intel_dig_port->base.base.dev;
  467. int ret;
  468. intel_dp->can_mst = true;
  469. intel_dp->mst_mgr.cbs = &mst_cbs;
  470. /* create encoders */
  471. intel_dp_create_fake_mst_encoders(intel_dig_port);
  472. ret = drm_dp_mst_topology_mgr_init(&intel_dp->mst_mgr, dev->dev, &intel_dp->aux, 16, 3, conn_base_id);
  473. if (ret) {
  474. intel_dp->can_mst = false;
  475. return ret;
  476. }
  477. return 0;
  478. }
  479. void
  480. intel_dp_mst_encoder_cleanup(struct intel_digital_port *intel_dig_port)
  481. {
  482. struct intel_dp *intel_dp = &intel_dig_port->dp;
  483. if (!intel_dp->can_mst)
  484. return;
  485. drm_dp_mst_topology_mgr_destroy(&intel_dp->mst_mgr);
  486. /* encoders will get killed by normal cleanup */
  487. }