intel_atomic_plane.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251
  1. /*
  2. * Copyright © 2014 Intel Corporation
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice (including the next
  12. * paragraph) shall be included in all copies or substantial portions of the
  13. * Software.
  14. *
  15. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  18. * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19. * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20. * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21. * DEALINGS IN THE SOFTWARE.
  22. */
  23. /**
  24. * DOC: atomic plane helpers
  25. *
  26. * The functions here are used by the atomic plane helper functions to
  27. * implement legacy plane updates (i.e., drm_plane->update_plane() and
  28. * drm_plane->disable_plane()). This allows plane updates to use the
  29. * atomic state infrastructure and perform plane updates as separate
  30. * prepare/check/commit/cleanup steps.
  31. */
  32. #include <drm/drmP.h>
  33. #include <drm/drm_atomic_helper.h>
  34. #include <drm/drm_plane_helper.h>
  35. #include "intel_drv.h"
  36. /**
  37. * intel_create_plane_state - create plane state object
  38. * @plane: drm plane
  39. *
  40. * Allocates a fresh plane state for the given plane and sets some of
  41. * the state values to sensible initial values.
  42. *
  43. * Returns: A newly allocated plane state, or NULL on failure
  44. */
  45. struct intel_plane_state *
  46. intel_create_plane_state(struct drm_plane *plane)
  47. {
  48. struct intel_plane_state *state;
  49. state = kzalloc(sizeof(*state), GFP_KERNEL);
  50. if (!state)
  51. return NULL;
  52. state->base.plane = plane;
  53. state->base.rotation = DRM_ROTATE_0;
  54. state->ckey.flags = I915_SET_COLORKEY_NONE;
  55. return state;
  56. }
  57. /**
  58. * intel_plane_duplicate_state - duplicate plane state
  59. * @plane: drm plane
  60. *
  61. * Allocates and returns a copy of the plane state (both common and
  62. * Intel-specific) for the specified plane.
  63. *
  64. * Returns: The newly allocated plane state, or NULL on failure.
  65. */
  66. struct drm_plane_state *
  67. intel_plane_duplicate_state(struct drm_plane *plane)
  68. {
  69. struct drm_plane_state *state;
  70. struct intel_plane_state *intel_state;
  71. intel_state = kmemdup(plane->state, sizeof(*intel_state), GFP_KERNEL);
  72. if (!intel_state)
  73. return NULL;
  74. state = &intel_state->base;
  75. __drm_atomic_helper_plane_duplicate_state(plane, state);
  76. return state;
  77. }
  78. /**
  79. * intel_plane_destroy_state - destroy plane state
  80. * @plane: drm plane
  81. * @state: state object to destroy
  82. *
  83. * Destroys the plane state (both common and Intel-specific) for the
  84. * specified plane.
  85. */
  86. void
  87. intel_plane_destroy_state(struct drm_plane *plane,
  88. struct drm_plane_state *state)
  89. {
  90. drm_atomic_helper_plane_destroy_state(plane, state);
  91. }
  92. static int intel_plane_atomic_check(struct drm_plane *plane,
  93. struct drm_plane_state *state)
  94. {
  95. struct drm_i915_private *dev_priv = to_i915(plane->dev);
  96. struct drm_crtc *crtc = state->crtc;
  97. struct intel_crtc *intel_crtc;
  98. struct intel_crtc_state *crtc_state;
  99. struct intel_plane *intel_plane = to_intel_plane(plane);
  100. struct intel_plane_state *intel_state = to_intel_plane_state(state);
  101. struct drm_crtc_state *drm_crtc_state;
  102. int ret;
  103. crtc = crtc ? crtc : plane->state->crtc;
  104. intel_crtc = to_intel_crtc(crtc);
  105. /*
  106. * Both crtc and plane->crtc could be NULL if we're updating a
  107. * property while the plane is disabled. We don't actually have
  108. * anything driver-specific we need to test in that case, so
  109. * just return success.
  110. */
  111. if (!crtc)
  112. return 0;
  113. drm_crtc_state = drm_atomic_get_existing_crtc_state(state->state, crtc);
  114. if (WARN_ON(!drm_crtc_state))
  115. return -EINVAL;
  116. crtc_state = to_intel_crtc_state(drm_crtc_state);
  117. /* Clip all planes to CRTC size, or 0x0 if CRTC is disabled */
  118. intel_state->clip.x1 = 0;
  119. intel_state->clip.y1 = 0;
  120. intel_state->clip.x2 =
  121. crtc_state->base.enable ? crtc_state->pipe_src_w : 0;
  122. intel_state->clip.y2 =
  123. crtc_state->base.enable ? crtc_state->pipe_src_h : 0;
  124. if (state->fb && drm_rotation_90_or_270(state->rotation)) {
  125. struct drm_format_name_buf format_name;
  126. if (!(state->fb->modifier[0] == I915_FORMAT_MOD_Y_TILED ||
  127. state->fb->modifier[0] == I915_FORMAT_MOD_Yf_TILED)) {
  128. DRM_DEBUG_KMS("Y/Yf tiling required for 90/270!\n");
  129. return -EINVAL;
  130. }
  131. /*
  132. * 90/270 is not allowed with RGB64 16:16:16:16,
  133. * RGB 16-bit 5:6:5, and Indexed 8-bit.
  134. * TBD: Add RGB64 case once its added in supported format list.
  135. */
  136. switch (state->fb->pixel_format) {
  137. case DRM_FORMAT_C8:
  138. case DRM_FORMAT_RGB565:
  139. DRM_DEBUG_KMS("Unsupported pixel format %s for 90/270!\n",
  140. drm_get_format_name(state->fb->pixel_format,
  141. &format_name));
  142. return -EINVAL;
  143. default:
  144. break;
  145. }
  146. }
  147. /* CHV ignores the mirror bit when the rotate bit is set :( */
  148. if (IS_CHERRYVIEW(dev_priv) &&
  149. state->rotation & DRM_ROTATE_180 &&
  150. state->rotation & DRM_REFLECT_X) {
  151. DRM_DEBUG_KMS("Cannot rotate and reflect at the same time\n");
  152. return -EINVAL;
  153. }
  154. intel_state->base.visible = false;
  155. ret = intel_plane->check_plane(plane, crtc_state, intel_state);
  156. if (ret)
  157. return ret;
  158. return intel_plane_atomic_calc_changes(&crtc_state->base, state);
  159. }
  160. static void intel_plane_atomic_update(struct drm_plane *plane,
  161. struct drm_plane_state *old_state)
  162. {
  163. struct intel_plane *intel_plane = to_intel_plane(plane);
  164. struct intel_plane_state *intel_state =
  165. to_intel_plane_state(plane->state);
  166. struct drm_crtc *crtc = plane->state->crtc ?: old_state->crtc;
  167. if (intel_state->base.visible)
  168. intel_plane->update_plane(plane,
  169. to_intel_crtc_state(crtc->state),
  170. intel_state);
  171. else
  172. intel_plane->disable_plane(plane, crtc);
  173. }
  174. const struct drm_plane_helper_funcs intel_plane_helper_funcs = {
  175. .prepare_fb = intel_prepare_plane_fb,
  176. .cleanup_fb = intel_cleanup_plane_fb,
  177. .atomic_check = intel_plane_atomic_check,
  178. .atomic_update = intel_plane_atomic_update,
  179. };
  180. /**
  181. * intel_plane_atomic_get_property - fetch plane property value
  182. * @plane: plane to fetch property for
  183. * @state: state containing the property value
  184. * @property: property to look up
  185. * @val: pointer to write property value into
  186. *
  187. * The DRM core does not store shadow copies of properties for
  188. * atomic-capable drivers. This entrypoint is used to fetch
  189. * the current value of a driver-specific plane property.
  190. */
  191. int
  192. intel_plane_atomic_get_property(struct drm_plane *plane,
  193. const struct drm_plane_state *state,
  194. struct drm_property *property,
  195. uint64_t *val)
  196. {
  197. DRM_DEBUG_KMS("Unknown plane property '%s'\n", property->name);
  198. return -EINVAL;
  199. }
  200. /**
  201. * intel_plane_atomic_set_property - set plane property value
  202. * @plane: plane to set property for
  203. * @state: state to update property value in
  204. * @property: property to set
  205. * @val: value to set property to
  206. *
  207. * Writes the specified property value for a plane into the provided atomic
  208. * state object.
  209. *
  210. * Returns 0 on success, -EINVAL on unrecognized properties
  211. */
  212. int
  213. intel_plane_atomic_set_property(struct drm_plane *plane,
  214. struct drm_plane_state *state,
  215. struct drm_property *property,
  216. uint64_t val)
  217. {
  218. DRM_DEBUG_KMS("Unknown plane property '%s'\n", property->name);
  219. return -EINVAL;
  220. }