xhci-pci.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366
  1. /*
  2. * xHCI host controller driver PCI Bus Glue.
  3. *
  4. * Copyright (C) 2008 Intel Corp.
  5. *
  6. * Author: Sarah Sharp
  7. * Some code borrowed from the Linux EHCI driver.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. *
  13. * This program is distributed in the hope that it will be useful, but
  14. * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15. * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
  16. * for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software Foundation,
  20. * Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  21. */
  22. #include <linux/pci.h>
  23. #include <linux/slab.h>
  24. #include <linux/module.h>
  25. #include "xhci.h"
  26. #include "xhci-trace.h"
  27. /* Device for a quirk */
  28. #define PCI_VENDOR_ID_FRESCO_LOGIC 0x1b73
  29. #define PCI_DEVICE_ID_FRESCO_LOGIC_PDK 0x1000
  30. #define PCI_DEVICE_ID_FRESCO_LOGIC_FL1400 0x1400
  31. #define PCI_VENDOR_ID_ETRON 0x1b6f
  32. #define PCI_DEVICE_ID_EJ168 0x7023
  33. #define PCI_DEVICE_ID_INTEL_LYNXPOINT_XHCI 0x8c31
  34. #define PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_XHCI 0x9c31
  35. static const char hcd_name[] = "xhci_hcd";
  36. static struct hc_driver __read_mostly xhci_pci_hc_driver;
  37. /* called after powerup, by probe or system-pm "wakeup" */
  38. static int xhci_pci_reinit(struct xhci_hcd *xhci, struct pci_dev *pdev)
  39. {
  40. /*
  41. * TODO: Implement finding debug ports later.
  42. * TODO: see if there are any quirks that need to be added to handle
  43. * new extended capabilities.
  44. */
  45. /* PCI Memory-Write-Invalidate cycle support is optional (uncommon) */
  46. if (!pci_set_mwi(pdev))
  47. xhci_dbg(xhci, "MWI active\n");
  48. xhci_dbg(xhci, "Finished xhci_pci_reinit\n");
  49. return 0;
  50. }
  51. static void xhci_pci_quirks(struct device *dev, struct xhci_hcd *xhci)
  52. {
  53. struct pci_dev *pdev = to_pci_dev(dev);
  54. /* Look for vendor-specific quirks */
  55. if (pdev->vendor == PCI_VENDOR_ID_FRESCO_LOGIC &&
  56. (pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK ||
  57. pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_FL1400)) {
  58. if (pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK &&
  59. pdev->revision == 0x0) {
  60. xhci->quirks |= XHCI_RESET_EP_QUIRK;
  61. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  62. "QUIRK: Fresco Logic xHC needs configure"
  63. " endpoint cmd after reset endpoint");
  64. }
  65. if (pdev->device == PCI_DEVICE_ID_FRESCO_LOGIC_PDK &&
  66. pdev->revision == 0x4) {
  67. xhci->quirks |= XHCI_SLOW_SUSPEND;
  68. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  69. "QUIRK: Fresco Logic xHC revision %u"
  70. "must be suspended extra slowly",
  71. pdev->revision);
  72. }
  73. /* Fresco Logic confirms: all revisions of this chip do not
  74. * support MSI, even though some of them claim to in their PCI
  75. * capabilities.
  76. */
  77. xhci->quirks |= XHCI_BROKEN_MSI;
  78. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  79. "QUIRK: Fresco Logic revision %u "
  80. "has broken MSI implementation",
  81. pdev->revision);
  82. xhci->quirks |= XHCI_TRUST_TX_LENGTH;
  83. }
  84. if (pdev->vendor == PCI_VENDOR_ID_NEC)
  85. xhci->quirks |= XHCI_NEC_HOST;
  86. if (pdev->vendor == PCI_VENDOR_ID_AMD && xhci->hci_version == 0x96)
  87. xhci->quirks |= XHCI_AMD_0x96_HOST;
  88. /* AMD PLL quirk */
  89. if (pdev->vendor == PCI_VENDOR_ID_AMD && usb_amd_find_chipset_info())
  90. xhci->quirks |= XHCI_AMD_PLL_FIX;
  91. if (pdev->vendor == PCI_VENDOR_ID_AMD)
  92. xhci->quirks |= XHCI_TRUST_TX_LENGTH;
  93. if (pdev->vendor == PCI_VENDOR_ID_INTEL) {
  94. xhci->quirks |= XHCI_LPM_SUPPORT;
  95. xhci->quirks |= XHCI_INTEL_HOST;
  96. }
  97. if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
  98. pdev->device == PCI_DEVICE_ID_INTEL_PANTHERPOINT_XHCI) {
  99. xhci->quirks |= XHCI_EP_LIMIT_QUIRK;
  100. xhci->limit_active_eps = 64;
  101. xhci->quirks |= XHCI_SW_BW_CHECKING;
  102. /*
  103. * PPT desktop boards DH77EB and DH77DF will power back on after
  104. * a few seconds of being shutdown. The fix for this is to
  105. * switch the ports from xHCI to EHCI on shutdown. We can't use
  106. * DMI information to find those particular boards (since each
  107. * vendor will change the board name), so we have to key off all
  108. * PPT chipsets.
  109. */
  110. xhci->quirks |= XHCI_SPURIOUS_REBOOT;
  111. xhci->quirks |= XHCI_AVOID_BEI;
  112. }
  113. if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
  114. pdev->device == PCI_DEVICE_ID_INTEL_LYNXPOINT_LP_XHCI) {
  115. xhci->quirks |= XHCI_SPURIOUS_REBOOT;
  116. }
  117. if (pdev->vendor == PCI_VENDOR_ID_ETRON &&
  118. pdev->device == PCI_DEVICE_ID_EJ168) {
  119. xhci->quirks |= XHCI_RESET_ON_RESUME;
  120. xhci->quirks |= XHCI_TRUST_TX_LENGTH;
  121. xhci->quirks |= XHCI_BROKEN_STREAMS;
  122. }
  123. if (pdev->vendor == PCI_VENDOR_ID_RENESAS &&
  124. pdev->device == 0x0015)
  125. xhci->quirks |= XHCI_RESET_ON_RESUME;
  126. if (pdev->vendor == PCI_VENDOR_ID_VIA)
  127. xhci->quirks |= XHCI_RESET_ON_RESUME;
  128. /* See https://bugzilla.kernel.org/show_bug.cgi?id=79511 */
  129. if (pdev->vendor == PCI_VENDOR_ID_VIA &&
  130. pdev->device == 0x3432)
  131. xhci->quirks |= XHCI_BROKEN_STREAMS;
  132. if (pdev->vendor == PCI_VENDOR_ID_ASMEDIA &&
  133. pdev->device == 0x1042)
  134. xhci->quirks |= XHCI_BROKEN_STREAMS;
  135. if (xhci->quirks & XHCI_RESET_ON_RESUME)
  136. xhci_dbg_trace(xhci, trace_xhci_dbg_quirks,
  137. "QUIRK: Resetting on resume");
  138. }
  139. /* called during probe() after chip reset completes */
  140. static int xhci_pci_setup(struct usb_hcd *hcd)
  141. {
  142. struct xhci_hcd *xhci;
  143. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  144. int retval;
  145. retval = xhci_gen_setup(hcd, xhci_pci_quirks);
  146. if (retval)
  147. return retval;
  148. xhci = hcd_to_xhci(hcd);
  149. if (!usb_hcd_is_primary_hcd(hcd))
  150. return 0;
  151. pci_read_config_byte(pdev, XHCI_SBRN_OFFSET, &xhci->sbrn);
  152. xhci_dbg(xhci, "Got SBRN %u\n", (unsigned int) xhci->sbrn);
  153. /* Find any debug ports */
  154. retval = xhci_pci_reinit(xhci, pdev);
  155. if (!retval)
  156. return retval;
  157. kfree(xhci);
  158. return retval;
  159. }
  160. /*
  161. * We need to register our own PCI probe function (instead of the USB core's
  162. * function) in order to create a second roothub under xHCI.
  163. */
  164. static int xhci_pci_probe(struct pci_dev *dev, const struct pci_device_id *id)
  165. {
  166. int retval;
  167. struct xhci_hcd *xhci;
  168. struct hc_driver *driver;
  169. struct usb_hcd *hcd;
  170. driver = (struct hc_driver *)id->driver_data;
  171. /* Prevent runtime suspending between USB-2 and USB-3 initialization */
  172. pm_runtime_get_noresume(&dev->dev);
  173. /* Register the USB 2.0 roothub.
  174. * FIXME: USB core must know to register the USB 2.0 roothub first.
  175. * This is sort of silly, because we could just set the HCD driver flags
  176. * to say USB 2.0, but I'm not sure what the implications would be in
  177. * the other parts of the HCD code.
  178. */
  179. retval = usb_hcd_pci_probe(dev, id);
  180. if (retval)
  181. goto put_runtime_pm;
  182. /* USB 2.0 roothub is stored in the PCI device now. */
  183. hcd = dev_get_drvdata(&dev->dev);
  184. xhci = hcd_to_xhci(hcd);
  185. xhci->shared_hcd = usb_create_shared_hcd(driver, &dev->dev,
  186. pci_name(dev), hcd);
  187. if (!xhci->shared_hcd) {
  188. retval = -ENOMEM;
  189. goto dealloc_usb2_hcd;
  190. }
  191. /* Set the xHCI pointer before xhci_pci_setup() (aka hcd_driver.reset)
  192. * is called by usb_add_hcd().
  193. */
  194. *((struct xhci_hcd **) xhci->shared_hcd->hcd_priv) = xhci;
  195. retval = usb_add_hcd(xhci->shared_hcd, dev->irq,
  196. IRQF_SHARED);
  197. if (retval)
  198. goto put_usb3_hcd;
  199. /* Roothub already marked as USB 3.0 speed */
  200. if (!(xhci->quirks & XHCI_BROKEN_STREAMS) &&
  201. HCC_MAX_PSA(xhci->hcc_params) >= 4)
  202. xhci->shared_hcd->can_do_streams = 1;
  203. /* USB-2 and USB-3 roothubs initialized, allow runtime pm suspend */
  204. pm_runtime_put_noidle(&dev->dev);
  205. return 0;
  206. put_usb3_hcd:
  207. usb_put_hcd(xhci->shared_hcd);
  208. dealloc_usb2_hcd:
  209. usb_hcd_pci_remove(dev);
  210. put_runtime_pm:
  211. pm_runtime_put_noidle(&dev->dev);
  212. return retval;
  213. }
  214. static void xhci_pci_remove(struct pci_dev *dev)
  215. {
  216. struct xhci_hcd *xhci;
  217. xhci = hcd_to_xhci(pci_get_drvdata(dev));
  218. if (xhci->shared_hcd) {
  219. usb_remove_hcd(xhci->shared_hcd);
  220. usb_put_hcd(xhci->shared_hcd);
  221. }
  222. usb_hcd_pci_remove(dev);
  223. /* Workaround for spurious wakeups at shutdown with HSW */
  224. if (xhci->quirks & XHCI_SPURIOUS_WAKEUP)
  225. pci_set_power_state(dev, PCI_D3hot);
  226. kfree(xhci);
  227. }
  228. #ifdef CONFIG_PM
  229. static int xhci_pci_suspend(struct usb_hcd *hcd, bool do_wakeup)
  230. {
  231. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  232. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  233. /*
  234. * Systems with the TI redriver that loses port status change events
  235. * need to have the registers polled during D3, so avoid D3cold.
  236. */
  237. if (xhci->quirks & XHCI_COMP_MODE_QUIRK)
  238. pdev->no_d3cold = true;
  239. return xhci_suspend(xhci);
  240. }
  241. static int xhci_pci_resume(struct usb_hcd *hcd, bool hibernated)
  242. {
  243. struct xhci_hcd *xhci = hcd_to_xhci(hcd);
  244. struct pci_dev *pdev = to_pci_dev(hcd->self.controller);
  245. int retval = 0;
  246. /* The BIOS on systems with the Intel Panther Point chipset may or may
  247. * not support xHCI natively. That means that during system resume, it
  248. * may switch the ports back to EHCI so that users can use their
  249. * keyboard to select a kernel from GRUB after resume from hibernate.
  250. *
  251. * The BIOS is supposed to remember whether the OS had xHCI ports
  252. * enabled before resume, and switch the ports back to xHCI when the
  253. * BIOS/OS semaphore is written, but we all know we can't trust BIOS
  254. * writers.
  255. *
  256. * Unconditionally switch the ports back to xHCI after a system resume.
  257. * It should not matter whether the EHCI or xHCI controller is
  258. * resumed first. It's enough to do the switchover in xHCI because
  259. * USB core won't notice anything as the hub driver doesn't start
  260. * running again until after all the devices (including both EHCI and
  261. * xHCI host controllers) have been resumed.
  262. */
  263. if (pdev->vendor == PCI_VENDOR_ID_INTEL)
  264. usb_enable_intel_xhci_ports(pdev);
  265. retval = xhci_resume(xhci, hibernated);
  266. return retval;
  267. }
  268. #endif /* CONFIG_PM */
  269. /*-------------------------------------------------------------------------*/
  270. /* PCI driver selection metadata; PCI hotplugging uses this */
  271. static const struct pci_device_id pci_ids[] = { {
  272. /* handle any USB 3.0 xHCI controller */
  273. PCI_DEVICE_CLASS(PCI_CLASS_SERIAL_USB_XHCI, ~0),
  274. .driver_data = (unsigned long) &xhci_pci_hc_driver,
  275. },
  276. { /* end: all zeroes */ }
  277. };
  278. MODULE_DEVICE_TABLE(pci, pci_ids);
  279. /* pci driver glue; this is a "new style" PCI driver module */
  280. static struct pci_driver xhci_pci_driver = {
  281. .name = (char *) hcd_name,
  282. .id_table = pci_ids,
  283. .probe = xhci_pci_probe,
  284. .remove = xhci_pci_remove,
  285. /* suspend and resume implemented later */
  286. .shutdown = usb_hcd_pci_shutdown,
  287. #ifdef CONFIG_PM
  288. .driver = {
  289. .pm = &usb_hcd_pci_pm_ops
  290. },
  291. #endif
  292. };
  293. static int __init xhci_pci_init(void)
  294. {
  295. xhci_init_driver(&xhci_pci_hc_driver, xhci_pci_setup);
  296. #ifdef CONFIG_PM
  297. xhci_pci_hc_driver.pci_suspend = xhci_pci_suspend;
  298. xhci_pci_hc_driver.pci_resume = xhci_pci_resume;
  299. #endif
  300. return pci_register_driver(&xhci_pci_driver);
  301. }
  302. module_init(xhci_pci_init);
  303. static void __exit xhci_pci_exit(void)
  304. {
  305. pci_unregister_driver(&xhci_pci_driver);
  306. }
  307. module_exit(xhci_pci_exit);
  308. MODULE_DESCRIPTION("xHCI PCI Host Controller Driver");
  309. MODULE_LICENSE("GPL");