irq-keystone.c 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232
  1. /*
  2. * Texas Instruments Keystone IRQ controller IP driver
  3. *
  4. * Copyright (C) 2014 Texas Instruments, Inc.
  5. * Author: Sajesh Kumar Saran <sajesh@ti.com>
  6. * Grygorii Strashko <grygorii.strashko@ti.com>
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation version 2.
  11. *
  12. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  13. * kind, whether express or implied; without even the implied warranty
  14. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. */
  17. #include <linux/irq.h>
  18. #include <linux/bitops.h>
  19. #include <linux/module.h>
  20. #include <linux/moduleparam.h>
  21. #include <linux/irqdomain.h>
  22. #include <linux/irqchip/chained_irq.h>
  23. #include <linux/of.h>
  24. #include <linux/of_platform.h>
  25. #include <linux/mfd/syscon.h>
  26. #include <linux/regmap.h>
  27. #include "irqchip.h"
  28. /* The source ID bits start from 4 to 31 (total 28 bits)*/
  29. #define BIT_OFS 4
  30. #define KEYSTONE_N_IRQ (32 - BIT_OFS)
  31. struct keystone_irq_device {
  32. struct device *dev;
  33. struct irq_chip chip;
  34. u32 mask;
  35. int irq;
  36. struct irq_domain *irqd;
  37. struct regmap *devctrl_regs;
  38. u32 devctrl_offset;
  39. };
  40. static inline u32 keystone_irq_readl(struct keystone_irq_device *kirq)
  41. {
  42. int ret;
  43. u32 val = 0;
  44. ret = regmap_read(kirq->devctrl_regs, kirq->devctrl_offset, &val);
  45. if (ret < 0)
  46. dev_dbg(kirq->dev, "irq read failed ret(%d)\n", ret);
  47. return val;
  48. }
  49. static inline void
  50. keystone_irq_writel(struct keystone_irq_device *kirq, u32 value)
  51. {
  52. int ret;
  53. ret = regmap_write(kirq->devctrl_regs, kirq->devctrl_offset, value);
  54. if (ret < 0)
  55. dev_dbg(kirq->dev, "irq write failed ret(%d)\n", ret);
  56. }
  57. static void keystone_irq_setmask(struct irq_data *d)
  58. {
  59. struct keystone_irq_device *kirq = irq_data_get_irq_chip_data(d);
  60. kirq->mask |= BIT(d->hwirq);
  61. dev_dbg(kirq->dev, "mask %lu [%x]\n", d->hwirq, kirq->mask);
  62. }
  63. static void keystone_irq_unmask(struct irq_data *d)
  64. {
  65. struct keystone_irq_device *kirq = irq_data_get_irq_chip_data(d);
  66. kirq->mask &= ~BIT(d->hwirq);
  67. dev_dbg(kirq->dev, "unmask %lu [%x]\n", d->hwirq, kirq->mask);
  68. }
  69. static void keystone_irq_ack(struct irq_data *d)
  70. {
  71. /* nothing to do here */
  72. }
  73. static void keystone_irq_handler(unsigned irq, struct irq_desc *desc)
  74. {
  75. struct keystone_irq_device *kirq = irq_desc_get_handler_data(desc);
  76. unsigned long pending;
  77. int src, virq;
  78. dev_dbg(kirq->dev, "start irq %d\n", irq);
  79. chained_irq_enter(irq_desc_get_chip(desc), desc);
  80. pending = keystone_irq_readl(kirq);
  81. keystone_irq_writel(kirq, pending);
  82. dev_dbg(kirq->dev, "pending 0x%lx, mask 0x%x\n", pending, kirq->mask);
  83. pending = (pending >> BIT_OFS) & ~kirq->mask;
  84. dev_dbg(kirq->dev, "pending after mask 0x%lx\n", pending);
  85. for (src = 0; src < KEYSTONE_N_IRQ; src++) {
  86. if (BIT(src) & pending) {
  87. virq = irq_find_mapping(kirq->irqd, src);
  88. dev_dbg(kirq->dev, "dispatch bit %d, virq %d\n",
  89. src, virq);
  90. if (!virq)
  91. dev_warn(kirq->dev, "sporious irq detected hwirq %d, virq %d\n",
  92. src, virq);
  93. generic_handle_irq(virq);
  94. }
  95. }
  96. chained_irq_exit(irq_desc_get_chip(desc), desc);
  97. dev_dbg(kirq->dev, "end irq %d\n", irq);
  98. }
  99. static int keystone_irq_map(struct irq_domain *h, unsigned int virq,
  100. irq_hw_number_t hw)
  101. {
  102. struct keystone_irq_device *kirq = h->host_data;
  103. irq_set_chip_data(virq, kirq);
  104. irq_set_chip_and_handler(virq, &kirq->chip, handle_level_irq);
  105. set_irq_flags(virq, IRQF_VALID | IRQF_PROBE);
  106. return 0;
  107. }
  108. static struct irq_domain_ops keystone_irq_ops = {
  109. .map = keystone_irq_map,
  110. .xlate = irq_domain_xlate_onecell,
  111. };
  112. static int keystone_irq_probe(struct platform_device *pdev)
  113. {
  114. struct device *dev = &pdev->dev;
  115. struct device_node *np = dev->of_node;
  116. struct keystone_irq_device *kirq;
  117. int ret;
  118. if (np == NULL)
  119. return -EINVAL;
  120. kirq = devm_kzalloc(dev, sizeof(*kirq), GFP_KERNEL);
  121. if (!kirq)
  122. return -ENOMEM;
  123. kirq->devctrl_regs =
  124. syscon_regmap_lookup_by_phandle(np, "ti,syscon-dev");
  125. if (IS_ERR(kirq->devctrl_regs))
  126. return PTR_ERR(kirq->devctrl_regs);
  127. ret = of_property_read_u32_index(np, "ti,syscon-dev", 1,
  128. &kirq->devctrl_offset);
  129. if (ret) {
  130. dev_err(dev, "couldn't read the devctrl_offset offset!\n");
  131. return ret;
  132. }
  133. kirq->irq = platform_get_irq(pdev, 0);
  134. if (kirq->irq < 0) {
  135. dev_err(dev, "no irq resource %d\n", kirq->irq);
  136. return kirq->irq;
  137. }
  138. kirq->dev = dev;
  139. kirq->mask = ~0x0;
  140. kirq->chip.name = "keystone-irq";
  141. kirq->chip.irq_ack = keystone_irq_ack;
  142. kirq->chip.irq_mask = keystone_irq_setmask;
  143. kirq->chip.irq_unmask = keystone_irq_unmask;
  144. kirq->irqd = irq_domain_add_linear(np, KEYSTONE_N_IRQ,
  145. &keystone_irq_ops, kirq);
  146. if (!kirq->irqd) {
  147. dev_err(dev, "IRQ domain registration failed\n");
  148. return -ENODEV;
  149. }
  150. platform_set_drvdata(pdev, kirq);
  151. irq_set_chained_handler(kirq->irq, keystone_irq_handler);
  152. irq_set_handler_data(kirq->irq, kirq);
  153. /* clear all source bits */
  154. keystone_irq_writel(kirq, ~0x0);
  155. dev_info(dev, "irqchip registered, nr_irqs %u\n", KEYSTONE_N_IRQ);
  156. return 0;
  157. }
  158. static int keystone_irq_remove(struct platform_device *pdev)
  159. {
  160. struct keystone_irq_device *kirq = platform_get_drvdata(pdev);
  161. int hwirq;
  162. for (hwirq = 0; hwirq < KEYSTONE_N_IRQ; hwirq++)
  163. irq_dispose_mapping(irq_find_mapping(kirq->irqd, hwirq));
  164. irq_domain_remove(kirq->irqd);
  165. return 0;
  166. }
  167. static const struct of_device_id keystone_irq_dt_ids[] = {
  168. { .compatible = "ti,keystone-irq", },
  169. {},
  170. };
  171. MODULE_DEVICE_TABLE(of, keystone_irq_dt_ids);
  172. static struct platform_driver keystone_irq_device_driver = {
  173. .probe = keystone_irq_probe,
  174. .remove = keystone_irq_remove,
  175. .driver = {
  176. .name = "keystone_irq",
  177. .owner = THIS_MODULE,
  178. .of_match_table = of_match_ptr(keystone_irq_dt_ids),
  179. }
  180. };
  181. module_platform_driver(keystone_irq_device_driver);
  182. MODULE_AUTHOR("Texas Instruments");
  183. MODULE_AUTHOR("Sajesh Kumar Saran");
  184. MODULE_AUTHOR("Grygorii Strashko");
  185. MODULE_DESCRIPTION("Keystone IRQ chip");
  186. MODULE_LICENSE("GPL v2");