clk-max77802.c 2.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * clk-max77802.c - Clock driver for Maxim 77802
  3. *
  4. * Copyright (C) 2014 Google, Inc
  5. *
  6. * Copyright (C) 2012 Samsung Electornics
  7. * Jonghwa Lee <jonghwa3.lee@samsung.com>
  8. *
  9. * This program is free software; you can redistribute it and/or modify it
  10. * under the terms of the GNU General Public License as published by the
  11. * Free Software Foundation; either version 2 of the License, or (at your
  12. * option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * This driver is based on clk-max77686.c
  20. */
  21. #include <linux/kernel.h>
  22. #include <linux/slab.h>
  23. #include <linux/err.h>
  24. #include <linux/platform_device.h>
  25. #include <linux/mfd/max77686-private.h>
  26. #include <linux/clk-provider.h>
  27. #include <linux/mutex.h>
  28. #include <linux/clkdev.h>
  29. #include <dt-bindings/clock/maxim,max77802.h>
  30. #include "clk-max-gen.h"
  31. #define MAX77802_CLOCK_OPMODE_MASK 0x1
  32. #define MAX77802_CLOCK_LOW_JITTER_SHIFT 0x3
  33. static struct clk_init_data max77802_clks_init[MAX77802_CLKS_NUM] = {
  34. [MAX77802_CLK_32K_AP] = {
  35. .name = "32khz_ap",
  36. .ops = &max_gen_clk_ops,
  37. .flags = CLK_IS_ROOT,
  38. },
  39. [MAX77802_CLK_32K_CP] = {
  40. .name = "32khz_cp",
  41. .ops = &max_gen_clk_ops,
  42. .flags = CLK_IS_ROOT,
  43. },
  44. };
  45. static int max77802_clk_probe(struct platform_device *pdev)
  46. {
  47. struct max77686_dev *iodev = dev_get_drvdata(pdev->dev.parent);
  48. int ret;
  49. ret = max_gen_clk_probe(pdev, iodev->regmap, MAX77802_REG_32KHZ,
  50. max77802_clks_init, MAX77802_CLKS_NUM);
  51. if (ret) {
  52. dev_err(&pdev->dev, "generic probe failed %d\n", ret);
  53. return ret;
  54. }
  55. /* Enable low-jitter mode on the 32khz clocks. */
  56. ret = regmap_update_bits(iodev->regmap, MAX77802_REG_32KHZ,
  57. 1 << MAX77802_CLOCK_LOW_JITTER_SHIFT,
  58. 1 << MAX77802_CLOCK_LOW_JITTER_SHIFT);
  59. if (ret < 0)
  60. dev_err(&pdev->dev, "failed to enable low-jitter mode\n");
  61. return ret;
  62. }
  63. static int max77802_clk_remove(struct platform_device *pdev)
  64. {
  65. return max_gen_clk_remove(pdev, MAX77802_CLKS_NUM);
  66. }
  67. static const struct platform_device_id max77802_clk_id[] = {
  68. { "max77802-clk", 0},
  69. { },
  70. };
  71. MODULE_DEVICE_TABLE(platform, max77802_clk_id);
  72. static struct platform_driver max77802_clk_driver = {
  73. .driver = {
  74. .name = "max77802-clk",
  75. },
  76. .probe = max77802_clk_probe,
  77. .remove = max77802_clk_remove,
  78. .id_table = max77802_clk_id,
  79. };
  80. module_platform_driver(max77802_clk_driver);
  81. MODULE_DESCRIPTION("MAXIM 77802 Clock Driver");
  82. MODULE_AUTHOR("Javier Martinez Canillas <javier.martinez@collabora.co.uk>");
  83. MODULE_LICENSE("GPL");