| 1234567891011121314151617181920212223242526272829303132333435363738394041 |
- /* Applied Micro X-Gene SoC Ethernet Driver
- *
- * Copyright (c) 2014, Applied Micro Circuits Corporation
- * Authors: Iyappan Subramanian <isubramanian@apm.com>
- * Keyur Chudgar <kchudgar@apm.com>
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of the GNU General Public License as published by the
- * Free Software Foundation; either version 2 of the License, or (at your
- * option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program. If not, see <http://www.gnu.org/licenses/>.
- */
- #ifndef __XGENE_ENET_SGMAC_H__
- #define __XGENE_ENET_SGMAC_H__
- #define PHY_ADDR(src) (((src)<<8) & GENMASK(12, 8))
- #define REG_ADDR(src) ((src) & GENMASK(4, 0))
- #define PHY_CONTROL(src) ((src) & GENMASK(15, 0))
- #define INT_PHY_ADDR 0x1e
- #define SGMII_TBI_CONTROL_ADDR 0x44
- #define SGMII_CONTROL_ADDR 0x00
- #define SGMII_STATUS_ADDR 0x04
- #define SGMII_BASE_PAGE_ABILITY_ADDR 0x14
- #define AUTO_NEG_COMPLETE BIT(5)
- #define LINK_STATUS BIT(2)
- #define LINK_UP BIT(15)
- #define MPA_IDLE_WITH_QMI_EMPTY BIT(12)
- #define SG_RX_DV_GATE_REG_0_ADDR 0x0dfc
- extern struct xgene_mac_ops xgene_sgmac_ops;
- extern struct xgene_port_ops xgene_sgport_ops;
- #endif /* __XGENE_ENET_SGMAC_H__ */
|
