Kconfig 3.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. #
  2. # Coresight configuration
  3. #
  4. menuconfig CORESIGHT
  5. bool "CoreSight Tracing Support"
  6. select ARM_AMBA
  7. help
  8. This framework provides a kernel interface for the CoreSight debug
  9. and trace drivers to register themselves with. It's intended to build
  10. a topological view of the CoreSight components based on a DT
  11. specification and configure the right serie of components when a
  12. trace source gets enabled.
  13. if CORESIGHT
  14. config CORESIGHT_LINKS_AND_SINKS
  15. bool "CoreSight Link and Sink drivers"
  16. help
  17. This enables support for CoreSight link and sink drivers that are
  18. responsible for transporting and collecting the trace data
  19. respectively. Link and sinks are dynamically aggregated with a trace
  20. entity at run time to form a complete trace path.
  21. config CORESIGHT_LINK_AND_SINK_TMC
  22. bool "Coresight generic TMC driver"
  23. depends on CORESIGHT_LINKS_AND_SINKS
  24. help
  25. This enables support for the Trace Memory Controller driver.
  26. Depending on its configuration the device can act as a link (embedded
  27. trace router - ETR) or sink (embedded trace FIFO). The driver
  28. complies with the generic implementation of the component without
  29. special enhancement or added features.
  30. config CORESIGHT_SINK_TPIU
  31. bool "Coresight generic TPIU driver"
  32. depends on CORESIGHT_LINKS_AND_SINKS
  33. help
  34. This enables support for the Trace Port Interface Unit driver,
  35. responsible for bridging the gap between the on-chip coresight
  36. components and a trace for bridging the gap between the on-chip
  37. coresight components and a trace port collection engine, typically
  38. connected to an external host for use case capturing more traces than
  39. the on-board coresight memory can handle.
  40. config CORESIGHT_SINK_ETBV10
  41. bool "Coresight ETBv1.0 driver"
  42. depends on CORESIGHT_LINKS_AND_SINKS
  43. help
  44. This enables support for the Embedded Trace Buffer version 1.0 driver
  45. that complies with the generic implementation of the component without
  46. special enhancement or added features.
  47. config CORESIGHT_SOURCE_ETM3X
  48. bool "CoreSight Embedded Trace Macrocell 3.x driver"
  49. depends on !ARM64
  50. select CORESIGHT_LINKS_AND_SINKS
  51. help
  52. This driver provides support for processor ETM3.x and PTM1.x modules,
  53. which allows tracing the instructions that a processor is executing
  54. This is primarily useful for instruction level tracing. Depending
  55. the ETM version data tracing may also be available.
  56. config CORESIGHT_SOURCE_ETM4X
  57. bool "CoreSight Embedded Trace Macrocell 4.x driver"
  58. depends on ARM64
  59. select CORESIGHT_LINKS_AND_SINKS
  60. help
  61. This driver provides support for the ETM4.x tracer module, tracing the
  62. instructions that a processor is executing. This is primarily useful
  63. for instruction level tracing. Depending on the implemented version
  64. data tracing may also be available.
  65. config CORESIGHT_QCOM_REPLICATOR
  66. bool "Qualcomm CoreSight Replicator driver"
  67. depends on CORESIGHT_LINKS_AND_SINKS
  68. help
  69. This enables support for Qualcomm CoreSight link driver. The
  70. programmable ATB replicator sends the ATB trace stream from the
  71. ETB/ETF to the TPIUi and ETR.
  72. endif