piocnv50.c 2.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. /*
  2. * Copyright 2012 Red Hat Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Ben Skeggs
  23. */
  24. #include "channv50.h"
  25. #include "rootnv50.h"
  26. #include <subdev/timer.h>
  27. static void
  28. nv50_disp_pioc_fini(struct nv50_disp_chan *chan)
  29. {
  30. struct nv50_disp *disp = chan->root->disp;
  31. struct nvkm_subdev *subdev = &disp->base.engine.subdev;
  32. struct nvkm_device *device = subdev->device;
  33. int chid = chan->chid;
  34. nvkm_mask(device, 0x610200 + (chid * 0x10), 0x00000001, 0x00000000);
  35. if (nvkm_msec(device, 2000,
  36. if (!(nvkm_rd32(device, 0x610200 + (chid * 0x10)) & 0x00030000))
  37. break;
  38. ) < 0) {
  39. nvkm_error(subdev, "ch %d timeout: %08x\n", chid,
  40. nvkm_rd32(device, 0x610200 + (chid * 0x10)));
  41. }
  42. }
  43. static int
  44. nv50_disp_pioc_init(struct nv50_disp_chan *chan)
  45. {
  46. struct nv50_disp *disp = chan->root->disp;
  47. struct nvkm_subdev *subdev = &disp->base.engine.subdev;
  48. struct nvkm_device *device = subdev->device;
  49. int chid = chan->chid;
  50. nvkm_wr32(device, 0x610200 + (chid * 0x10), 0x00002000);
  51. if (nvkm_msec(device, 2000,
  52. if (!(nvkm_rd32(device, 0x610200 + (chid * 0x10)) & 0x00030000))
  53. break;
  54. ) < 0) {
  55. nvkm_error(subdev, "ch %d timeout0: %08x\n", chid,
  56. nvkm_rd32(device, 0x610200 + (chid * 0x10)));
  57. return -EBUSY;
  58. }
  59. nvkm_wr32(device, 0x610200 + (chid * 0x10), 0x00000001);
  60. if (nvkm_msec(device, 2000,
  61. u32 tmp = nvkm_rd32(device, 0x610200 + (chid * 0x10));
  62. if ((tmp & 0x00030000) == 0x00010000)
  63. break;
  64. ) < 0) {
  65. nvkm_error(subdev, "ch %d timeout1: %08x\n", chid,
  66. nvkm_rd32(device, 0x610200 + (chid * 0x10)));
  67. return -EBUSY;
  68. }
  69. return 0;
  70. }
  71. const struct nv50_disp_chan_func
  72. nv50_disp_pioc_func = {
  73. .init = nv50_disp_pioc_init,
  74. .fini = nv50_disp_pioc_fini,
  75. };