w1_io.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458
  1. /*
  2. * Copyright (c) 2004 Evgeniy Polyakov <zbr@ioremap.net>
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #include <asm/io.h>
  15. #include <linux/delay.h>
  16. #include <linux/moduleparam.h>
  17. #include <linux/module.h>
  18. #include "w1.h"
  19. #include "w1_log.h"
  20. static int w1_delay_parm = 1;
  21. module_param_named(delay_coef, w1_delay_parm, int, 0);
  22. static int w1_disable_irqs = 0;
  23. module_param_named(disable_irqs, w1_disable_irqs, int, 0);
  24. static u8 w1_crc8_table[] = {
  25. 0, 94, 188, 226, 97, 63, 221, 131, 194, 156, 126, 32, 163, 253, 31, 65,
  26. 157, 195, 33, 127, 252, 162, 64, 30, 95, 1, 227, 189, 62, 96, 130, 220,
  27. 35, 125, 159, 193, 66, 28, 254, 160, 225, 191, 93, 3, 128, 222, 60, 98,
  28. 190, 224, 2, 92, 223, 129, 99, 61, 124, 34, 192, 158, 29, 67, 161, 255,
  29. 70, 24, 250, 164, 39, 121, 155, 197, 132, 218, 56, 102, 229, 187, 89, 7,
  30. 219, 133, 103, 57, 186, 228, 6, 88, 25, 71, 165, 251, 120, 38, 196, 154,
  31. 101, 59, 217, 135, 4, 90, 184, 230, 167, 249, 27, 69, 198, 152, 122, 36,
  32. 248, 166, 68, 26, 153, 199, 37, 123, 58, 100, 134, 216, 91, 5, 231, 185,
  33. 140, 210, 48, 110, 237, 179, 81, 15, 78, 16, 242, 172, 47, 113, 147, 205,
  34. 17, 79, 173, 243, 112, 46, 204, 146, 211, 141, 111, 49, 178, 236, 14, 80,
  35. 175, 241, 19, 77, 206, 144, 114, 44, 109, 51, 209, 143, 12, 82, 176, 238,
  36. 50, 108, 142, 208, 83, 13, 239, 177, 240, 174, 76, 18, 145, 207, 45, 115,
  37. 202, 148, 118, 40, 171, 245, 23, 73, 8, 86, 180, 234, 105, 55, 213, 139,
  38. 87, 9, 235, 181, 54, 104, 138, 212, 149, 203, 41, 119, 244, 170, 72, 22,
  39. 233, 183, 85, 11, 136, 214, 52, 106, 43, 117, 151, 201, 74, 20, 246, 168,
  40. 116, 42, 200, 150, 21, 75, 169, 247, 182, 232, 10, 84, 215, 137, 107, 53
  41. };
  42. static void w1_delay(unsigned long tm)
  43. {
  44. udelay(tm * w1_delay_parm);
  45. }
  46. static void w1_write_bit(struct w1_master *dev, int bit);
  47. static u8 w1_read_bit(struct w1_master *dev);
  48. /**
  49. * w1_touch_bit() - Generates a write-0 or write-1 cycle and samples the level.
  50. * @dev: the master device
  51. * @bit: 0 - write a 0, 1 - write a 0 read the level
  52. */
  53. static u8 w1_touch_bit(struct w1_master *dev, int bit)
  54. {
  55. if (dev->bus_master->touch_bit)
  56. return dev->bus_master->touch_bit(dev->bus_master->data, bit);
  57. else if (bit)
  58. return w1_read_bit(dev);
  59. else {
  60. w1_write_bit(dev, 0);
  61. return 0;
  62. }
  63. }
  64. /**
  65. * w1_write_bit() - Generates a write-0 or write-1 cycle.
  66. * @dev: the master device
  67. * @bit: bit to write
  68. *
  69. * Only call if dev->bus_master->touch_bit is NULL
  70. */
  71. static void w1_write_bit(struct w1_master *dev, int bit)
  72. {
  73. unsigned long flags = 0;
  74. if(w1_disable_irqs) local_irq_save(flags);
  75. if (bit) {
  76. dev->bus_master->write_bit(dev->bus_master->data, 0);
  77. w1_delay(6);
  78. dev->bus_master->write_bit(dev->bus_master->data, 1);
  79. w1_delay(64);
  80. } else {
  81. dev->bus_master->write_bit(dev->bus_master->data, 0);
  82. w1_delay(60);
  83. dev->bus_master->write_bit(dev->bus_master->data, 1);
  84. w1_delay(10);
  85. }
  86. if(w1_disable_irqs) local_irq_restore(flags);
  87. }
  88. /**
  89. * w1_pre_write() - pre-write operations
  90. * @dev: the master device
  91. *
  92. * Pre-write operation, currently only supporting strong pullups.
  93. * Program the hardware for a strong pullup, if one has been requested and
  94. * the hardware supports it.
  95. */
  96. static void w1_pre_write(struct w1_master *dev)
  97. {
  98. if (dev->pullup_duration &&
  99. dev->enable_pullup && dev->bus_master->set_pullup) {
  100. dev->bus_master->set_pullup(dev->bus_master->data,
  101. dev->pullup_duration);
  102. }
  103. }
  104. /**
  105. * w1_post_write() - post-write options
  106. * @dev: the master device
  107. *
  108. * Post-write operation, currently only supporting strong pullups.
  109. * If a strong pullup was requested, clear it if the hardware supports
  110. * them, or execute the delay otherwise, in either case clear the request.
  111. */
  112. static void w1_post_write(struct w1_master *dev)
  113. {
  114. if (dev->pullup_duration) {
  115. if (dev->enable_pullup && dev->bus_master->set_pullup)
  116. dev->bus_master->set_pullup(dev->bus_master->data, 0);
  117. else
  118. msleep(dev->pullup_duration);
  119. dev->pullup_duration = 0;
  120. }
  121. }
  122. /**
  123. * w1_write_8() - Writes 8 bits.
  124. * @dev: the master device
  125. * @byte: the byte to write
  126. */
  127. void w1_write_8(struct w1_master *dev, u8 byte)
  128. {
  129. int i;
  130. if (dev->bus_master->write_byte) {
  131. w1_pre_write(dev);
  132. dev->bus_master->write_byte(dev->bus_master->data, byte);
  133. }
  134. else
  135. for (i = 0; i < 8; ++i) {
  136. if (i == 7)
  137. w1_pre_write(dev);
  138. w1_touch_bit(dev, (byte >> i) & 0x1);
  139. }
  140. w1_post_write(dev);
  141. }
  142. EXPORT_SYMBOL_GPL(w1_write_8);
  143. /**
  144. * w1_read_bit() - Generates a write-1 cycle and samples the level.
  145. * @dev: the master device
  146. *
  147. * Only call if dev->bus_master->touch_bit is NULL
  148. */
  149. static u8 w1_read_bit(struct w1_master *dev)
  150. {
  151. int result;
  152. unsigned long flags = 0;
  153. /* sample timing is critical here */
  154. local_irq_save(flags);
  155. dev->bus_master->write_bit(dev->bus_master->data, 0);
  156. w1_delay(6);
  157. dev->bus_master->write_bit(dev->bus_master->data, 1);
  158. w1_delay(9);
  159. result = dev->bus_master->read_bit(dev->bus_master->data);
  160. local_irq_restore(flags);
  161. w1_delay(55);
  162. return result & 0x1;
  163. }
  164. /**
  165. * w1_triplet() - * Does a triplet - used for searching ROM addresses.
  166. * @dev: the master device
  167. * @bdir: the bit to write if both id_bit and comp_bit are 0
  168. *
  169. * Return bits:
  170. * bit 0 = id_bit
  171. * bit 1 = comp_bit
  172. * bit 2 = dir_taken
  173. * If both bits 0 & 1 are set, the search should be restarted.
  174. *
  175. * Return: bit fields - see above
  176. */
  177. u8 w1_triplet(struct w1_master *dev, int bdir)
  178. {
  179. if (dev->bus_master->triplet)
  180. return dev->bus_master->triplet(dev->bus_master->data, bdir);
  181. else {
  182. u8 id_bit = w1_touch_bit(dev, 1);
  183. u8 comp_bit = w1_touch_bit(dev, 1);
  184. u8 retval;
  185. if (id_bit && comp_bit)
  186. return 0x03; /* error */
  187. if (!id_bit && !comp_bit) {
  188. /* Both bits are valid, take the direction given */
  189. retval = bdir ? 0x04 : 0;
  190. } else {
  191. /* Only one bit is valid, take that direction */
  192. bdir = id_bit;
  193. retval = id_bit ? 0x05 : 0x02;
  194. }
  195. if (dev->bus_master->touch_bit)
  196. w1_touch_bit(dev, bdir);
  197. else
  198. w1_write_bit(dev, bdir);
  199. return retval;
  200. }
  201. }
  202. EXPORT_SYMBOL_GPL(w1_triplet);
  203. /**
  204. * w1_read_8() - Reads 8 bits.
  205. * @dev: the master device
  206. *
  207. * Return: the byte read
  208. */
  209. u8 w1_read_8(struct w1_master *dev)
  210. {
  211. int i;
  212. u8 res = 0;
  213. if (dev->bus_master->read_byte)
  214. res = dev->bus_master->read_byte(dev->bus_master->data);
  215. else
  216. for (i = 0; i < 8; ++i)
  217. res |= (w1_touch_bit(dev,1) << i);
  218. return res;
  219. }
  220. EXPORT_SYMBOL_GPL(w1_read_8);
  221. /**
  222. * w1_write_block() - Writes a series of bytes.
  223. * @dev: the master device
  224. * @buf: pointer to the data to write
  225. * @len: the number of bytes to write
  226. */
  227. void w1_write_block(struct w1_master *dev, const u8 *buf, int len)
  228. {
  229. int i;
  230. if (dev->bus_master->write_block) {
  231. w1_pre_write(dev);
  232. dev->bus_master->write_block(dev->bus_master->data, buf, len);
  233. }
  234. else
  235. for (i = 0; i < len; ++i)
  236. w1_write_8(dev, buf[i]); /* calls w1_pre_write */
  237. w1_post_write(dev);
  238. }
  239. EXPORT_SYMBOL_GPL(w1_write_block);
  240. /**
  241. * w1_touch_block() - Touches a series of bytes.
  242. * @dev: the master device
  243. * @buf: pointer to the data to write
  244. * @len: the number of bytes to write
  245. */
  246. void w1_touch_block(struct w1_master *dev, u8 *buf, int len)
  247. {
  248. int i, j;
  249. u8 tmp;
  250. for (i = 0; i < len; ++i) {
  251. tmp = 0;
  252. for (j = 0; j < 8; ++j) {
  253. if (j == 7)
  254. w1_pre_write(dev);
  255. tmp |= w1_touch_bit(dev, (buf[i] >> j) & 0x1) << j;
  256. }
  257. buf[i] = tmp;
  258. }
  259. }
  260. EXPORT_SYMBOL_GPL(w1_touch_block);
  261. /**
  262. * w1_read_block() - Reads a series of bytes.
  263. * @dev: the master device
  264. * @buf: pointer to the buffer to fill
  265. * @len: the number of bytes to read
  266. * Return: the number of bytes read
  267. */
  268. u8 w1_read_block(struct w1_master *dev, u8 *buf, int len)
  269. {
  270. int i;
  271. u8 ret;
  272. if (dev->bus_master->read_block)
  273. ret = dev->bus_master->read_block(dev->bus_master->data, buf, len);
  274. else {
  275. for (i = 0; i < len; ++i)
  276. buf[i] = w1_read_8(dev);
  277. ret = len;
  278. }
  279. return ret;
  280. }
  281. EXPORT_SYMBOL_GPL(w1_read_block);
  282. /**
  283. * w1_reset_bus() - Issues a reset bus sequence.
  284. * @dev: the master device
  285. * Return: 0=Device present, 1=No device present or error
  286. */
  287. int w1_reset_bus(struct w1_master *dev)
  288. {
  289. int result;
  290. unsigned long flags = 0;
  291. if(w1_disable_irqs) local_irq_save(flags);
  292. if (dev->bus_master->reset_bus)
  293. result = dev->bus_master->reset_bus(dev->bus_master->data) & 0x1;
  294. else {
  295. dev->bus_master->write_bit(dev->bus_master->data, 0);
  296. /* minimum 480, max ? us
  297. * be nice and sleep, except 18b20 spec lists 960us maximum,
  298. * so until we can sleep with microsecond accuracy, spin.
  299. * Feel free to come up with some other way to give up the
  300. * cpu for such a short amount of time AND get it back in
  301. * the maximum amount of time.
  302. */
  303. w1_delay(500);
  304. dev->bus_master->write_bit(dev->bus_master->data, 1);
  305. w1_delay(70);
  306. result = dev->bus_master->read_bit(dev->bus_master->data) & 0x1;
  307. /* minimum 70 (above) + 430 = 500 us
  308. * There aren't any timing requirements between a reset and
  309. * the following transactions. Sleeping is safe here.
  310. */
  311. /* w1_delay(430); min required time */
  312. msleep(1);
  313. }
  314. if(w1_disable_irqs) local_irq_restore(flags);
  315. return result;
  316. }
  317. EXPORT_SYMBOL_GPL(w1_reset_bus);
  318. u8 w1_calc_crc8(u8 * data, int len)
  319. {
  320. u8 crc = 0;
  321. while (len--)
  322. crc = w1_crc8_table[crc ^ *data++];
  323. return crc;
  324. }
  325. EXPORT_SYMBOL_GPL(w1_calc_crc8);
  326. void w1_search_devices(struct w1_master *dev, u8 search_type, w1_slave_found_callback cb)
  327. {
  328. dev->attempts++;
  329. if (dev->bus_master->search)
  330. dev->bus_master->search(dev->bus_master->data, dev,
  331. search_type, cb);
  332. else
  333. w1_search(dev, search_type, cb);
  334. }
  335. /**
  336. * w1_reset_select_slave() - reset and select a slave
  337. * @sl: the slave to select
  338. *
  339. * Resets the bus and then selects the slave by sending either a skip rom
  340. * or a rom match. A skip rom is issued if there is only one device
  341. * registered on the bus.
  342. * The w1 master lock must be held.
  343. *
  344. * Return: 0=success, anything else=error
  345. */
  346. int w1_reset_select_slave(struct w1_slave *sl)
  347. {
  348. if (w1_reset_bus(sl->master))
  349. return -1;
  350. if (sl->master->slave_count == 1)
  351. w1_write_8(sl->master, W1_SKIP_ROM);
  352. else {
  353. u8 match[9] = {W1_MATCH_ROM, };
  354. u64 rn = le64_to_cpu(*((u64*)&sl->reg_num));
  355. memcpy(&match[1], &rn, 8);
  356. w1_write_block(sl->master, match, 9);
  357. }
  358. return 0;
  359. }
  360. EXPORT_SYMBOL_GPL(w1_reset_select_slave);
  361. /**
  362. * w1_reset_resume_command() - resume instead of another match ROM
  363. * @dev: the master device
  364. *
  365. * When the workflow with a slave amongst many requires several
  366. * successive commands a reset between each, this function is similar
  367. * to doing a reset then a match ROM for the last matched ROM. The
  368. * advantage being that the matched ROM step is skipped in favor of the
  369. * resume command. The slave must support the command of course.
  370. *
  371. * If the bus has only one slave, traditionnaly the match ROM is skipped
  372. * and a "SKIP ROM" is done for efficiency. On multi-slave busses, this
  373. * doesn't work of course, but the resume command is the next best thing.
  374. *
  375. * The w1 master lock must be held.
  376. */
  377. int w1_reset_resume_command(struct w1_master *dev)
  378. {
  379. if (w1_reset_bus(dev))
  380. return -1;
  381. /* This will make only the last matched slave perform a skip ROM. */
  382. w1_write_8(dev, W1_RESUME_CMD);
  383. return 0;
  384. }
  385. EXPORT_SYMBOL_GPL(w1_reset_resume_command);
  386. /**
  387. * w1_next_pullup() - register for a strong pullup
  388. * @dev: the master device
  389. * @delay: time in milliseconds
  390. *
  391. * Put out a strong pull-up of the specified duration after the next write
  392. * operation. Not all hardware supports strong pullups. Hardware that
  393. * doesn't support strong pullups will sleep for the given time after the
  394. * write operation without a strong pullup. This is a one shot request for
  395. * the next write, specifying zero will clear a previous request.
  396. * The w1 master lock must be held.
  397. *
  398. * Return: 0=success, anything else=error
  399. */
  400. void w1_next_pullup(struct w1_master *dev, int delay)
  401. {
  402. dev->pullup_duration = delay;
  403. }
  404. EXPORT_SYMBOL_GPL(w1_next_pullup);