qeth_core_main.c 173 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361
  1. /*
  2. * Copyright IBM Corp. 2007, 2009
  3. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  4. * Frank Pavlic <fpavlic@de.ibm.com>,
  5. * Thomas Spatzier <tspat@de.ibm.com>,
  6. * Frank Blaschka <frank.blaschka@de.ibm.com>
  7. */
  8. #define KMSG_COMPONENT "qeth"
  9. #define pr_fmt(fmt) KMSG_COMPONENT ": " fmt
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/string.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ip.h>
  16. #include <linux/tcp.h>
  17. #include <linux/mii.h>
  18. #include <linux/kthread.h>
  19. #include <linux/slab.h>
  20. #include <net/iucv/af_iucv.h>
  21. #include <net/dsfield.h>
  22. #include <asm/ebcdic.h>
  23. #include <asm/chpid.h>
  24. #include <asm/io.h>
  25. #include <asm/sysinfo.h>
  26. #include <asm/compat.h>
  27. #include "qeth_core.h"
  28. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  29. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  30. /* N P A M L V H */
  31. [QETH_DBF_SETUP] = {"qeth_setup",
  32. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  33. [QETH_DBF_MSG] = {"qeth_msg", 8, 1, 11 * sizeof(long), 3,
  34. &debug_sprintf_view, NULL},
  35. [QETH_DBF_CTRL] = {"qeth_control",
  36. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  37. };
  38. EXPORT_SYMBOL_GPL(qeth_dbf);
  39. struct qeth_card_list_struct qeth_core_card_list;
  40. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  41. struct kmem_cache *qeth_core_header_cache;
  42. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  43. static struct kmem_cache *qeth_qdio_outbuf_cache;
  44. static struct device *qeth_core_root_dev;
  45. static unsigned int known_devices[][6] = QETH_MODELLIST_ARRAY;
  46. static struct lock_class_key qdio_out_skb_queue_key;
  47. static struct mutex qeth_mod_mutex;
  48. static void qeth_send_control_data_cb(struct qeth_channel *,
  49. struct qeth_cmd_buffer *);
  50. static int qeth_issue_next_read(struct qeth_card *);
  51. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  52. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  53. static void qeth_free_buffer_pool(struct qeth_card *);
  54. static int qeth_qdio_establish(struct qeth_card *);
  55. static void qeth_free_qdio_buffers(struct qeth_card *);
  56. static void qeth_notify_skbs(struct qeth_qdio_out_q *queue,
  57. struct qeth_qdio_out_buffer *buf,
  58. enum iucv_tx_notify notification);
  59. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf);
  60. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  61. struct qeth_qdio_out_buffer *buf,
  62. enum qeth_qdio_buffer_states newbufstate);
  63. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *, int);
  64. struct workqueue_struct *qeth_wq;
  65. EXPORT_SYMBOL_GPL(qeth_wq);
  66. int qeth_card_hw_is_reachable(struct qeth_card *card)
  67. {
  68. return (card->state == CARD_STATE_SOFTSETUP) ||
  69. (card->state == CARD_STATE_UP);
  70. }
  71. EXPORT_SYMBOL_GPL(qeth_card_hw_is_reachable);
  72. static void qeth_close_dev_handler(struct work_struct *work)
  73. {
  74. struct qeth_card *card;
  75. card = container_of(work, struct qeth_card, close_dev_work);
  76. QETH_CARD_TEXT(card, 2, "cldevhdl");
  77. rtnl_lock();
  78. dev_close(card->dev);
  79. rtnl_unlock();
  80. ccwgroup_set_offline(card->gdev);
  81. }
  82. void qeth_close_dev(struct qeth_card *card)
  83. {
  84. QETH_CARD_TEXT(card, 2, "cldevsubm");
  85. queue_work(qeth_wq, &card->close_dev_work);
  86. }
  87. EXPORT_SYMBOL_GPL(qeth_close_dev);
  88. static inline const char *qeth_get_cardname(struct qeth_card *card)
  89. {
  90. if (card->info.guestlan) {
  91. switch (card->info.type) {
  92. case QETH_CARD_TYPE_OSD:
  93. return " Virtual NIC QDIO";
  94. case QETH_CARD_TYPE_IQD:
  95. return " Virtual NIC Hiper";
  96. case QETH_CARD_TYPE_OSM:
  97. return " Virtual NIC QDIO - OSM";
  98. case QETH_CARD_TYPE_OSX:
  99. return " Virtual NIC QDIO - OSX";
  100. default:
  101. return " unknown";
  102. }
  103. } else {
  104. switch (card->info.type) {
  105. case QETH_CARD_TYPE_OSD:
  106. return " OSD Express";
  107. case QETH_CARD_TYPE_IQD:
  108. return " HiperSockets";
  109. case QETH_CARD_TYPE_OSN:
  110. return " OSN QDIO";
  111. case QETH_CARD_TYPE_OSM:
  112. return " OSM QDIO";
  113. case QETH_CARD_TYPE_OSX:
  114. return " OSX QDIO";
  115. default:
  116. return " unknown";
  117. }
  118. }
  119. return " n/a";
  120. }
  121. /* max length to be returned: 14 */
  122. const char *qeth_get_cardname_short(struct qeth_card *card)
  123. {
  124. if (card->info.guestlan) {
  125. switch (card->info.type) {
  126. case QETH_CARD_TYPE_OSD:
  127. return "Virt.NIC QDIO";
  128. case QETH_CARD_TYPE_IQD:
  129. return "Virt.NIC Hiper";
  130. case QETH_CARD_TYPE_OSM:
  131. return "Virt.NIC OSM";
  132. case QETH_CARD_TYPE_OSX:
  133. return "Virt.NIC OSX";
  134. default:
  135. return "unknown";
  136. }
  137. } else {
  138. switch (card->info.type) {
  139. case QETH_CARD_TYPE_OSD:
  140. switch (card->info.link_type) {
  141. case QETH_LINK_TYPE_FAST_ETH:
  142. return "OSD_100";
  143. case QETH_LINK_TYPE_HSTR:
  144. return "HSTR";
  145. case QETH_LINK_TYPE_GBIT_ETH:
  146. return "OSD_1000";
  147. case QETH_LINK_TYPE_10GBIT_ETH:
  148. return "OSD_10GIG";
  149. case QETH_LINK_TYPE_LANE_ETH100:
  150. return "OSD_FE_LANE";
  151. case QETH_LINK_TYPE_LANE_TR:
  152. return "OSD_TR_LANE";
  153. case QETH_LINK_TYPE_LANE_ETH1000:
  154. return "OSD_GbE_LANE";
  155. case QETH_LINK_TYPE_LANE:
  156. return "OSD_ATM_LANE";
  157. default:
  158. return "OSD_Express";
  159. }
  160. case QETH_CARD_TYPE_IQD:
  161. return "HiperSockets";
  162. case QETH_CARD_TYPE_OSN:
  163. return "OSN";
  164. case QETH_CARD_TYPE_OSM:
  165. return "OSM_1000";
  166. case QETH_CARD_TYPE_OSX:
  167. return "OSX_10GIG";
  168. default:
  169. return "unknown";
  170. }
  171. }
  172. return "n/a";
  173. }
  174. void qeth_set_recovery_task(struct qeth_card *card)
  175. {
  176. card->recovery_task = current;
  177. }
  178. EXPORT_SYMBOL_GPL(qeth_set_recovery_task);
  179. void qeth_clear_recovery_task(struct qeth_card *card)
  180. {
  181. card->recovery_task = NULL;
  182. }
  183. EXPORT_SYMBOL_GPL(qeth_clear_recovery_task);
  184. static bool qeth_is_recovery_task(const struct qeth_card *card)
  185. {
  186. return card->recovery_task == current;
  187. }
  188. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  189. int clear_start_mask)
  190. {
  191. unsigned long flags;
  192. spin_lock_irqsave(&card->thread_mask_lock, flags);
  193. card->thread_allowed_mask = threads;
  194. if (clear_start_mask)
  195. card->thread_start_mask &= threads;
  196. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  197. wake_up(&card->wait_q);
  198. }
  199. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  200. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  201. {
  202. unsigned long flags;
  203. int rc = 0;
  204. spin_lock_irqsave(&card->thread_mask_lock, flags);
  205. rc = (card->thread_running_mask & threads);
  206. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  207. return rc;
  208. }
  209. EXPORT_SYMBOL_GPL(qeth_threads_running);
  210. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  211. {
  212. if (qeth_is_recovery_task(card))
  213. return 0;
  214. return wait_event_interruptible(card->wait_q,
  215. qeth_threads_running(card, threads) == 0);
  216. }
  217. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  218. void qeth_clear_working_pool_list(struct qeth_card *card)
  219. {
  220. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  221. QETH_CARD_TEXT(card, 5, "clwrklst");
  222. list_for_each_entry_safe(pool_entry, tmp,
  223. &card->qdio.in_buf_pool.entry_list, list){
  224. list_del(&pool_entry->list);
  225. }
  226. }
  227. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  228. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  229. {
  230. struct qeth_buffer_pool_entry *pool_entry;
  231. void *ptr;
  232. int i, j;
  233. QETH_CARD_TEXT(card, 5, "alocpool");
  234. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  235. pool_entry = kzalloc(sizeof(*pool_entry), GFP_KERNEL);
  236. if (!pool_entry) {
  237. qeth_free_buffer_pool(card);
  238. return -ENOMEM;
  239. }
  240. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  241. ptr = (void *) __get_free_page(GFP_KERNEL);
  242. if (!ptr) {
  243. while (j > 0)
  244. free_page((unsigned long)
  245. pool_entry->elements[--j]);
  246. kfree(pool_entry);
  247. qeth_free_buffer_pool(card);
  248. return -ENOMEM;
  249. }
  250. pool_entry->elements[j] = ptr;
  251. }
  252. list_add(&pool_entry->init_list,
  253. &card->qdio.init_pool.entry_list);
  254. }
  255. return 0;
  256. }
  257. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  258. {
  259. QETH_CARD_TEXT(card, 2, "realcbp");
  260. if ((card->state != CARD_STATE_DOWN) &&
  261. (card->state != CARD_STATE_RECOVER))
  262. return -EPERM;
  263. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  264. qeth_clear_working_pool_list(card);
  265. qeth_free_buffer_pool(card);
  266. card->qdio.in_buf_pool.buf_count = bufcnt;
  267. card->qdio.init_pool.buf_count = bufcnt;
  268. return qeth_alloc_buffer_pool(card);
  269. }
  270. EXPORT_SYMBOL_GPL(qeth_realloc_buffer_pool);
  271. static void qeth_free_qdio_queue(struct qeth_qdio_q *q)
  272. {
  273. if (!q)
  274. return;
  275. qdio_free_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
  276. kfree(q);
  277. }
  278. static struct qeth_qdio_q *qeth_alloc_qdio_queue(void)
  279. {
  280. struct qeth_qdio_q *q = kzalloc(sizeof(*q), GFP_KERNEL);
  281. int i;
  282. if (!q)
  283. return NULL;
  284. if (qdio_alloc_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q)) {
  285. kfree(q);
  286. return NULL;
  287. }
  288. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  289. q->bufs[i].buffer = q->qdio_bufs[i];
  290. QETH_DBF_HEX(SETUP, 2, &q, sizeof(void *));
  291. return q;
  292. }
  293. static inline int qeth_cq_init(struct qeth_card *card)
  294. {
  295. int rc;
  296. if (card->options.cq == QETH_CQ_ENABLED) {
  297. QETH_DBF_TEXT(SETUP, 2, "cqinit");
  298. qdio_reset_buffers(card->qdio.c_q->qdio_bufs,
  299. QDIO_MAX_BUFFERS_PER_Q);
  300. card->qdio.c_q->next_buf_to_init = 127;
  301. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT,
  302. card->qdio.no_in_queues - 1, 0,
  303. 127);
  304. if (rc) {
  305. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  306. goto out;
  307. }
  308. }
  309. rc = 0;
  310. out:
  311. return rc;
  312. }
  313. static inline int qeth_alloc_cq(struct qeth_card *card)
  314. {
  315. int rc;
  316. if (card->options.cq == QETH_CQ_ENABLED) {
  317. int i;
  318. struct qdio_outbuf_state *outbuf_states;
  319. QETH_DBF_TEXT(SETUP, 2, "cqon");
  320. card->qdio.c_q = qeth_alloc_qdio_queue();
  321. if (!card->qdio.c_q) {
  322. rc = -1;
  323. goto kmsg_out;
  324. }
  325. card->qdio.no_in_queues = 2;
  326. card->qdio.out_bufstates =
  327. kzalloc(card->qdio.no_out_queues *
  328. QDIO_MAX_BUFFERS_PER_Q *
  329. sizeof(struct qdio_outbuf_state), GFP_KERNEL);
  330. outbuf_states = card->qdio.out_bufstates;
  331. if (outbuf_states == NULL) {
  332. rc = -1;
  333. goto free_cq_out;
  334. }
  335. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  336. card->qdio.out_qs[i]->bufstates = outbuf_states;
  337. outbuf_states += QDIO_MAX_BUFFERS_PER_Q;
  338. }
  339. } else {
  340. QETH_DBF_TEXT(SETUP, 2, "nocq");
  341. card->qdio.c_q = NULL;
  342. card->qdio.no_in_queues = 1;
  343. }
  344. QETH_DBF_TEXT_(SETUP, 2, "iqc%d", card->qdio.no_in_queues);
  345. rc = 0;
  346. out:
  347. return rc;
  348. free_cq_out:
  349. qeth_free_qdio_queue(card->qdio.c_q);
  350. card->qdio.c_q = NULL;
  351. kmsg_out:
  352. dev_err(&card->gdev->dev, "Failed to create completion queue\n");
  353. goto out;
  354. }
  355. static inline void qeth_free_cq(struct qeth_card *card)
  356. {
  357. if (card->qdio.c_q) {
  358. --card->qdio.no_in_queues;
  359. qeth_free_qdio_queue(card->qdio.c_q);
  360. card->qdio.c_q = NULL;
  361. }
  362. kfree(card->qdio.out_bufstates);
  363. card->qdio.out_bufstates = NULL;
  364. }
  365. static inline enum iucv_tx_notify qeth_compute_cq_notification(int sbalf15,
  366. int delayed) {
  367. enum iucv_tx_notify n;
  368. switch (sbalf15) {
  369. case 0:
  370. n = delayed ? TX_NOTIFY_DELAYED_OK : TX_NOTIFY_OK;
  371. break;
  372. case 4:
  373. case 16:
  374. case 17:
  375. case 18:
  376. n = delayed ? TX_NOTIFY_DELAYED_UNREACHABLE :
  377. TX_NOTIFY_UNREACHABLE;
  378. break;
  379. default:
  380. n = delayed ? TX_NOTIFY_DELAYED_GENERALERROR :
  381. TX_NOTIFY_GENERALERROR;
  382. break;
  383. }
  384. return n;
  385. }
  386. static inline void qeth_cleanup_handled_pending(struct qeth_qdio_out_q *q,
  387. int bidx, int forced_cleanup)
  388. {
  389. if (q->card->options.cq != QETH_CQ_ENABLED)
  390. return;
  391. if (q->bufs[bidx]->next_pending != NULL) {
  392. struct qeth_qdio_out_buffer *head = q->bufs[bidx];
  393. struct qeth_qdio_out_buffer *c = q->bufs[bidx]->next_pending;
  394. while (c) {
  395. if (forced_cleanup ||
  396. atomic_read(&c->state) ==
  397. QETH_QDIO_BUF_HANDLED_DELAYED) {
  398. struct qeth_qdio_out_buffer *f = c;
  399. QETH_CARD_TEXT(f->q->card, 5, "fp");
  400. QETH_CARD_TEXT_(f->q->card, 5, "%lx", (long) f);
  401. /* release here to avoid interleaving between
  402. outbound tasklet and inbound tasklet
  403. regarding notifications and lifecycle */
  404. qeth_release_skbs(c);
  405. c = f->next_pending;
  406. WARN_ON_ONCE(head->next_pending != f);
  407. head->next_pending = c;
  408. kmem_cache_free(qeth_qdio_outbuf_cache, f);
  409. } else {
  410. head = c;
  411. c = c->next_pending;
  412. }
  413. }
  414. }
  415. if (forced_cleanup && (atomic_read(&(q->bufs[bidx]->state)) ==
  416. QETH_QDIO_BUF_HANDLED_DELAYED)) {
  417. /* for recovery situations */
  418. q->bufs[bidx]->aob = q->bufstates[bidx].aob;
  419. qeth_init_qdio_out_buf(q, bidx);
  420. QETH_CARD_TEXT(q->card, 2, "clprecov");
  421. }
  422. }
  423. static inline void qeth_qdio_handle_aob(struct qeth_card *card,
  424. unsigned long phys_aob_addr) {
  425. struct qaob *aob;
  426. struct qeth_qdio_out_buffer *buffer;
  427. enum iucv_tx_notify notification;
  428. aob = (struct qaob *) phys_to_virt(phys_aob_addr);
  429. QETH_CARD_TEXT(card, 5, "haob");
  430. QETH_CARD_TEXT_(card, 5, "%lx", phys_aob_addr);
  431. buffer = (struct qeth_qdio_out_buffer *) aob->user1;
  432. QETH_CARD_TEXT_(card, 5, "%lx", aob->user1);
  433. if (atomic_cmpxchg(&buffer->state, QETH_QDIO_BUF_PRIMED,
  434. QETH_QDIO_BUF_IN_CQ) == QETH_QDIO_BUF_PRIMED) {
  435. notification = TX_NOTIFY_OK;
  436. } else {
  437. WARN_ON_ONCE(atomic_read(&buffer->state) !=
  438. QETH_QDIO_BUF_PENDING);
  439. atomic_set(&buffer->state, QETH_QDIO_BUF_IN_CQ);
  440. notification = TX_NOTIFY_DELAYED_OK;
  441. }
  442. if (aob->aorc != 0) {
  443. QETH_CARD_TEXT_(card, 2, "aorc%02X", aob->aorc);
  444. notification = qeth_compute_cq_notification(aob->aorc, 1);
  445. }
  446. qeth_notify_skbs(buffer->q, buffer, notification);
  447. buffer->aob = NULL;
  448. qeth_clear_output_buffer(buffer->q, buffer,
  449. QETH_QDIO_BUF_HANDLED_DELAYED);
  450. /* from here on: do not touch buffer anymore */
  451. qdio_release_aob(aob);
  452. }
  453. static inline int qeth_is_cq(struct qeth_card *card, unsigned int queue)
  454. {
  455. return card->options.cq == QETH_CQ_ENABLED &&
  456. card->qdio.c_q != NULL &&
  457. queue != 0 &&
  458. queue == card->qdio.no_in_queues - 1;
  459. }
  460. static int qeth_issue_next_read(struct qeth_card *card)
  461. {
  462. int rc;
  463. struct qeth_cmd_buffer *iob;
  464. QETH_CARD_TEXT(card, 5, "issnxrd");
  465. if (card->read.state != CH_STATE_UP)
  466. return -EIO;
  467. iob = qeth_get_buffer(&card->read);
  468. if (!iob) {
  469. dev_warn(&card->gdev->dev, "The qeth device driver "
  470. "failed to recover an error on the device\n");
  471. QETH_DBF_MESSAGE(2, "%s issue_next_read failed: no iob "
  472. "available\n", dev_name(&card->gdev->dev));
  473. return -ENOMEM;
  474. }
  475. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  476. QETH_CARD_TEXT(card, 6, "noirqpnd");
  477. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  478. (addr_t) iob, 0, 0);
  479. if (rc) {
  480. QETH_DBF_MESSAGE(2, "%s error in starting next read ccw! "
  481. "rc=%i\n", dev_name(&card->gdev->dev), rc);
  482. atomic_set(&card->read.irq_pending, 0);
  483. card->read_or_write_problem = 1;
  484. qeth_schedule_recovery(card);
  485. wake_up(&card->wait_q);
  486. }
  487. return rc;
  488. }
  489. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  490. {
  491. struct qeth_reply *reply;
  492. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  493. if (reply) {
  494. atomic_set(&reply->refcnt, 1);
  495. atomic_set(&reply->received, 0);
  496. reply->card = card;
  497. }
  498. return reply;
  499. }
  500. static void qeth_get_reply(struct qeth_reply *reply)
  501. {
  502. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  503. atomic_inc(&reply->refcnt);
  504. }
  505. static void qeth_put_reply(struct qeth_reply *reply)
  506. {
  507. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  508. if (atomic_dec_and_test(&reply->refcnt))
  509. kfree(reply);
  510. }
  511. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  512. struct qeth_card *card)
  513. {
  514. char *ipa_name;
  515. int com = cmd->hdr.command;
  516. ipa_name = qeth_get_ipa_cmd_name(com);
  517. if (rc)
  518. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s/%s returned "
  519. "x%X \"%s\"\n",
  520. ipa_name, com, dev_name(&card->gdev->dev),
  521. QETH_CARD_IFNAME(card), rc,
  522. qeth_get_ipa_msg(rc));
  523. else
  524. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s/%s succeeded\n",
  525. ipa_name, com, dev_name(&card->gdev->dev),
  526. QETH_CARD_IFNAME(card));
  527. }
  528. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  529. struct qeth_cmd_buffer *iob)
  530. {
  531. struct qeth_ipa_cmd *cmd = NULL;
  532. QETH_CARD_TEXT(card, 5, "chkipad");
  533. if (IS_IPA(iob->data)) {
  534. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  535. if (IS_IPA_REPLY(cmd)) {
  536. if (cmd->hdr.command != IPA_CMD_SETCCID &&
  537. cmd->hdr.command != IPA_CMD_DELCCID &&
  538. cmd->hdr.command != IPA_CMD_MODCCID &&
  539. cmd->hdr.command != IPA_CMD_SET_DIAG_ASS)
  540. qeth_issue_ipa_msg(cmd,
  541. cmd->hdr.return_code, card);
  542. return cmd;
  543. } else {
  544. switch (cmd->hdr.command) {
  545. case IPA_CMD_STOPLAN:
  546. if (cmd->hdr.return_code ==
  547. IPA_RC_VEPA_TO_VEB_TRANSITION) {
  548. dev_err(&card->gdev->dev,
  549. "Interface %s is down because the "
  550. "adjacent port is no longer in "
  551. "reflective relay mode\n",
  552. QETH_CARD_IFNAME(card));
  553. qeth_close_dev(card);
  554. } else {
  555. dev_warn(&card->gdev->dev,
  556. "The link for interface %s on CHPID"
  557. " 0x%X failed\n",
  558. QETH_CARD_IFNAME(card),
  559. card->info.chpid);
  560. qeth_issue_ipa_msg(cmd,
  561. cmd->hdr.return_code, card);
  562. }
  563. card->lan_online = 0;
  564. if (card->dev && netif_carrier_ok(card->dev))
  565. netif_carrier_off(card->dev);
  566. return NULL;
  567. case IPA_CMD_STARTLAN:
  568. dev_info(&card->gdev->dev,
  569. "The link for %s on CHPID 0x%X has"
  570. " been restored\n",
  571. QETH_CARD_IFNAME(card),
  572. card->info.chpid);
  573. netif_carrier_on(card->dev);
  574. card->lan_online = 1;
  575. if (card->info.hwtrap)
  576. card->info.hwtrap = 2;
  577. qeth_schedule_recovery(card);
  578. return NULL;
  579. case IPA_CMD_SETBRIDGEPORT_IQD:
  580. case IPA_CMD_SETBRIDGEPORT_OSA:
  581. case IPA_CMD_ADDRESS_CHANGE_NOTIF:
  582. if (card->discipline->control_event_handler
  583. (card, cmd))
  584. return cmd;
  585. else
  586. return NULL;
  587. case IPA_CMD_MODCCID:
  588. return cmd;
  589. case IPA_CMD_REGISTER_LOCAL_ADDR:
  590. QETH_CARD_TEXT(card, 3, "irla");
  591. break;
  592. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  593. QETH_CARD_TEXT(card, 3, "urla");
  594. break;
  595. default:
  596. QETH_DBF_MESSAGE(2, "Received data is IPA "
  597. "but not a reply!\n");
  598. break;
  599. }
  600. }
  601. }
  602. return cmd;
  603. }
  604. void qeth_clear_ipacmd_list(struct qeth_card *card)
  605. {
  606. struct qeth_reply *reply, *r;
  607. unsigned long flags;
  608. QETH_CARD_TEXT(card, 4, "clipalst");
  609. spin_lock_irqsave(&card->lock, flags);
  610. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  611. qeth_get_reply(reply);
  612. reply->rc = -EIO;
  613. atomic_inc(&reply->received);
  614. list_del_init(&reply->list);
  615. wake_up(&reply->wait_q);
  616. qeth_put_reply(reply);
  617. }
  618. spin_unlock_irqrestore(&card->lock, flags);
  619. atomic_set(&card->write.irq_pending, 0);
  620. }
  621. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  622. static int qeth_check_idx_response(struct qeth_card *card,
  623. unsigned char *buffer)
  624. {
  625. if (!buffer)
  626. return 0;
  627. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  628. if ((buffer[2] & 0xc0) == 0xc0) {
  629. QETH_DBF_MESSAGE(2, "received an IDX TERMINATE "
  630. "with cause code 0x%02x%s\n",
  631. buffer[4],
  632. ((buffer[4] == 0x22) ?
  633. " -- try another portname" : ""));
  634. QETH_CARD_TEXT(card, 2, "ckidxres");
  635. QETH_CARD_TEXT(card, 2, " idxterm");
  636. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  637. if (buffer[4] == 0xf6) {
  638. dev_err(&card->gdev->dev,
  639. "The qeth device is not configured "
  640. "for the OSI layer required by z/VM\n");
  641. return -EPERM;
  642. }
  643. return -EIO;
  644. }
  645. return 0;
  646. }
  647. static struct qeth_card *CARD_FROM_CDEV(struct ccw_device *cdev)
  648. {
  649. struct qeth_card *card = dev_get_drvdata(&((struct ccwgroup_device *)
  650. dev_get_drvdata(&cdev->dev))->dev);
  651. return card;
  652. }
  653. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  654. __u32 len)
  655. {
  656. struct qeth_card *card;
  657. card = CARD_FROM_CDEV(channel->ccwdev);
  658. QETH_CARD_TEXT(card, 4, "setupccw");
  659. if (channel == &card->read)
  660. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  661. else
  662. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  663. channel->ccw.count = len;
  664. channel->ccw.cda = (__u32) __pa(iob);
  665. }
  666. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  667. {
  668. __u8 index;
  669. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "getbuff");
  670. index = channel->io_buf_no;
  671. do {
  672. if (channel->iob[index].state == BUF_STATE_FREE) {
  673. channel->iob[index].state = BUF_STATE_LOCKED;
  674. channel->io_buf_no = (channel->io_buf_no + 1) %
  675. QETH_CMD_BUFFER_NO;
  676. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  677. return channel->iob + index;
  678. }
  679. index = (index + 1) % QETH_CMD_BUFFER_NO;
  680. } while (index != channel->io_buf_no);
  681. return NULL;
  682. }
  683. void qeth_release_buffer(struct qeth_channel *channel,
  684. struct qeth_cmd_buffer *iob)
  685. {
  686. unsigned long flags;
  687. QETH_CARD_TEXT(CARD_FROM_CDEV(channel->ccwdev), 6, "relbuff");
  688. spin_lock_irqsave(&channel->iob_lock, flags);
  689. memset(iob->data, 0, QETH_BUFSIZE);
  690. iob->state = BUF_STATE_FREE;
  691. iob->callback = qeth_send_control_data_cb;
  692. iob->rc = 0;
  693. spin_unlock_irqrestore(&channel->iob_lock, flags);
  694. wake_up(&channel->wait_q);
  695. }
  696. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  697. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  698. {
  699. struct qeth_cmd_buffer *buffer = NULL;
  700. unsigned long flags;
  701. spin_lock_irqsave(&channel->iob_lock, flags);
  702. buffer = __qeth_get_buffer(channel);
  703. spin_unlock_irqrestore(&channel->iob_lock, flags);
  704. return buffer;
  705. }
  706. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  707. {
  708. struct qeth_cmd_buffer *buffer;
  709. wait_event(channel->wait_q,
  710. ((buffer = qeth_get_buffer(channel)) != NULL));
  711. return buffer;
  712. }
  713. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  714. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  715. {
  716. int cnt;
  717. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  718. qeth_release_buffer(channel, &channel->iob[cnt]);
  719. channel->buf_no = 0;
  720. channel->io_buf_no = 0;
  721. }
  722. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  723. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  724. struct qeth_cmd_buffer *iob)
  725. {
  726. struct qeth_card *card;
  727. struct qeth_reply *reply, *r;
  728. struct qeth_ipa_cmd *cmd;
  729. unsigned long flags;
  730. int keep_reply;
  731. int rc = 0;
  732. card = CARD_FROM_CDEV(channel->ccwdev);
  733. QETH_CARD_TEXT(card, 4, "sndctlcb");
  734. rc = qeth_check_idx_response(card, iob->data);
  735. switch (rc) {
  736. case 0:
  737. break;
  738. case -EIO:
  739. qeth_clear_ipacmd_list(card);
  740. qeth_schedule_recovery(card);
  741. /* fall through */
  742. default:
  743. goto out;
  744. }
  745. cmd = qeth_check_ipa_data(card, iob);
  746. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  747. goto out;
  748. /*in case of OSN : check if cmd is set */
  749. if (card->info.type == QETH_CARD_TYPE_OSN &&
  750. cmd &&
  751. cmd->hdr.command != IPA_CMD_STARTLAN &&
  752. card->osn_info.assist_cb != NULL) {
  753. card->osn_info.assist_cb(card->dev, cmd);
  754. goto out;
  755. }
  756. spin_lock_irqsave(&card->lock, flags);
  757. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  758. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  759. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  760. qeth_get_reply(reply);
  761. list_del_init(&reply->list);
  762. spin_unlock_irqrestore(&card->lock, flags);
  763. keep_reply = 0;
  764. if (reply->callback != NULL) {
  765. if (cmd) {
  766. reply->offset = (__u16)((char *)cmd -
  767. (char *)iob->data);
  768. keep_reply = reply->callback(card,
  769. reply,
  770. (unsigned long)cmd);
  771. } else
  772. keep_reply = reply->callback(card,
  773. reply,
  774. (unsigned long)iob);
  775. }
  776. if (cmd)
  777. reply->rc = (u16) cmd->hdr.return_code;
  778. else if (iob->rc)
  779. reply->rc = iob->rc;
  780. if (keep_reply) {
  781. spin_lock_irqsave(&card->lock, flags);
  782. list_add_tail(&reply->list,
  783. &card->cmd_waiter_list);
  784. spin_unlock_irqrestore(&card->lock, flags);
  785. } else {
  786. atomic_inc(&reply->received);
  787. wake_up(&reply->wait_q);
  788. }
  789. qeth_put_reply(reply);
  790. goto out;
  791. }
  792. }
  793. spin_unlock_irqrestore(&card->lock, flags);
  794. out:
  795. memcpy(&card->seqno.pdu_hdr_ack,
  796. QETH_PDU_HEADER_SEQ_NO(iob->data),
  797. QETH_SEQ_NO_LENGTH);
  798. qeth_release_buffer(channel, iob);
  799. }
  800. static int qeth_setup_channel(struct qeth_channel *channel)
  801. {
  802. int cnt;
  803. QETH_DBF_TEXT(SETUP, 2, "setupch");
  804. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  805. channel->iob[cnt].data =
  806. kzalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  807. if (channel->iob[cnt].data == NULL)
  808. break;
  809. channel->iob[cnt].state = BUF_STATE_FREE;
  810. channel->iob[cnt].channel = channel;
  811. channel->iob[cnt].callback = qeth_send_control_data_cb;
  812. channel->iob[cnt].rc = 0;
  813. }
  814. if (cnt < QETH_CMD_BUFFER_NO) {
  815. while (cnt-- > 0)
  816. kfree(channel->iob[cnt].data);
  817. return -ENOMEM;
  818. }
  819. channel->buf_no = 0;
  820. channel->io_buf_no = 0;
  821. atomic_set(&channel->irq_pending, 0);
  822. spin_lock_init(&channel->iob_lock);
  823. init_waitqueue_head(&channel->wait_q);
  824. return 0;
  825. }
  826. static int qeth_set_thread_start_bit(struct qeth_card *card,
  827. unsigned long thread)
  828. {
  829. unsigned long flags;
  830. spin_lock_irqsave(&card->thread_mask_lock, flags);
  831. if (!(card->thread_allowed_mask & thread) ||
  832. (card->thread_start_mask & thread)) {
  833. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  834. return -EPERM;
  835. }
  836. card->thread_start_mask |= thread;
  837. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  838. return 0;
  839. }
  840. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  841. {
  842. unsigned long flags;
  843. spin_lock_irqsave(&card->thread_mask_lock, flags);
  844. card->thread_start_mask &= ~thread;
  845. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  846. wake_up(&card->wait_q);
  847. }
  848. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  849. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  850. {
  851. unsigned long flags;
  852. spin_lock_irqsave(&card->thread_mask_lock, flags);
  853. card->thread_running_mask &= ~thread;
  854. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  855. wake_up(&card->wait_q);
  856. }
  857. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  858. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  859. {
  860. unsigned long flags;
  861. int rc = 0;
  862. spin_lock_irqsave(&card->thread_mask_lock, flags);
  863. if (card->thread_start_mask & thread) {
  864. if ((card->thread_allowed_mask & thread) &&
  865. !(card->thread_running_mask & thread)) {
  866. rc = 1;
  867. card->thread_start_mask &= ~thread;
  868. card->thread_running_mask |= thread;
  869. } else
  870. rc = -EPERM;
  871. }
  872. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  873. return rc;
  874. }
  875. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  876. {
  877. int rc = 0;
  878. wait_event(card->wait_q,
  879. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  880. return rc;
  881. }
  882. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  883. void qeth_schedule_recovery(struct qeth_card *card)
  884. {
  885. QETH_CARD_TEXT(card, 2, "startrec");
  886. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  887. schedule_work(&card->kernel_thread_starter);
  888. }
  889. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  890. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  891. {
  892. int dstat, cstat;
  893. char *sense;
  894. struct qeth_card *card;
  895. sense = (char *) irb->ecw;
  896. cstat = irb->scsw.cmd.cstat;
  897. dstat = irb->scsw.cmd.dstat;
  898. card = CARD_FROM_CDEV(cdev);
  899. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  900. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  901. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  902. QETH_CARD_TEXT(card, 2, "CGENCHK");
  903. dev_warn(&cdev->dev, "The qeth device driver "
  904. "failed to recover an error on the device\n");
  905. QETH_DBF_MESSAGE(2, "%s check on device dstat=x%x, cstat=x%x\n",
  906. dev_name(&cdev->dev), dstat, cstat);
  907. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  908. 16, 1, irb, 64, 1);
  909. return 1;
  910. }
  911. if (dstat & DEV_STAT_UNIT_CHECK) {
  912. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  913. SENSE_RESETTING_EVENT_FLAG) {
  914. QETH_CARD_TEXT(card, 2, "REVIND");
  915. return 1;
  916. }
  917. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  918. SENSE_COMMAND_REJECT_FLAG) {
  919. QETH_CARD_TEXT(card, 2, "CMDREJi");
  920. return 1;
  921. }
  922. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  923. QETH_CARD_TEXT(card, 2, "AFFE");
  924. return 1;
  925. }
  926. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  927. QETH_CARD_TEXT(card, 2, "ZEROSEN");
  928. return 0;
  929. }
  930. QETH_CARD_TEXT(card, 2, "DGENCHK");
  931. return 1;
  932. }
  933. return 0;
  934. }
  935. static long __qeth_check_irb_error(struct ccw_device *cdev,
  936. unsigned long intparm, struct irb *irb)
  937. {
  938. struct qeth_card *card;
  939. card = CARD_FROM_CDEV(cdev);
  940. if (!card || !IS_ERR(irb))
  941. return 0;
  942. switch (PTR_ERR(irb)) {
  943. case -EIO:
  944. QETH_DBF_MESSAGE(2, "%s i/o-error on device\n",
  945. dev_name(&cdev->dev));
  946. QETH_CARD_TEXT(card, 2, "ckirberr");
  947. QETH_CARD_TEXT_(card, 2, " rc%d", -EIO);
  948. break;
  949. case -ETIMEDOUT:
  950. dev_warn(&cdev->dev, "A hardware operation timed out"
  951. " on the device\n");
  952. QETH_CARD_TEXT(card, 2, "ckirberr");
  953. QETH_CARD_TEXT_(card, 2, " rc%d", -ETIMEDOUT);
  954. if (intparm == QETH_RCD_PARM) {
  955. if (card->data.ccwdev == cdev) {
  956. card->data.state = CH_STATE_DOWN;
  957. wake_up(&card->wait_q);
  958. }
  959. }
  960. break;
  961. default:
  962. QETH_DBF_MESSAGE(2, "%s unknown error %ld on device\n",
  963. dev_name(&cdev->dev), PTR_ERR(irb));
  964. QETH_CARD_TEXT(card, 2, "ckirberr");
  965. QETH_CARD_TEXT(card, 2, " rc???");
  966. }
  967. return PTR_ERR(irb);
  968. }
  969. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  970. struct irb *irb)
  971. {
  972. int rc;
  973. int cstat, dstat;
  974. struct qeth_cmd_buffer *buffer;
  975. struct qeth_channel *channel;
  976. struct qeth_card *card;
  977. struct qeth_cmd_buffer *iob;
  978. __u8 index;
  979. if (__qeth_check_irb_error(cdev, intparm, irb))
  980. return;
  981. cstat = irb->scsw.cmd.cstat;
  982. dstat = irb->scsw.cmd.dstat;
  983. card = CARD_FROM_CDEV(cdev);
  984. if (!card)
  985. return;
  986. QETH_CARD_TEXT(card, 5, "irq");
  987. if (card->read.ccwdev == cdev) {
  988. channel = &card->read;
  989. QETH_CARD_TEXT(card, 5, "read");
  990. } else if (card->write.ccwdev == cdev) {
  991. channel = &card->write;
  992. QETH_CARD_TEXT(card, 5, "write");
  993. } else {
  994. channel = &card->data;
  995. QETH_CARD_TEXT(card, 5, "data");
  996. }
  997. atomic_set(&channel->irq_pending, 0);
  998. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  999. channel->state = CH_STATE_STOPPED;
  1000. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  1001. channel->state = CH_STATE_HALTED;
  1002. /*let's wake up immediately on data channel*/
  1003. if ((channel == &card->data) && (intparm != 0) &&
  1004. (intparm != QETH_RCD_PARM))
  1005. goto out;
  1006. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  1007. QETH_CARD_TEXT(card, 6, "clrchpar");
  1008. /* we don't have to handle this further */
  1009. intparm = 0;
  1010. }
  1011. if (intparm == QETH_HALT_CHANNEL_PARM) {
  1012. QETH_CARD_TEXT(card, 6, "hltchpar");
  1013. /* we don't have to handle this further */
  1014. intparm = 0;
  1015. }
  1016. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  1017. (dstat & DEV_STAT_UNIT_CHECK) ||
  1018. (cstat)) {
  1019. if (irb->esw.esw0.erw.cons) {
  1020. dev_warn(&channel->ccwdev->dev,
  1021. "The qeth device driver failed to recover "
  1022. "an error on the device\n");
  1023. QETH_DBF_MESSAGE(2, "%s sense data available. cstat "
  1024. "0x%X dstat 0x%X\n",
  1025. dev_name(&channel->ccwdev->dev), cstat, dstat);
  1026. print_hex_dump(KERN_WARNING, "qeth: irb ",
  1027. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  1028. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  1029. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  1030. }
  1031. if (intparm == QETH_RCD_PARM) {
  1032. channel->state = CH_STATE_DOWN;
  1033. goto out;
  1034. }
  1035. rc = qeth_get_problem(cdev, irb);
  1036. if (rc) {
  1037. qeth_clear_ipacmd_list(card);
  1038. qeth_schedule_recovery(card);
  1039. goto out;
  1040. }
  1041. }
  1042. if (intparm == QETH_RCD_PARM) {
  1043. channel->state = CH_STATE_RCD_DONE;
  1044. goto out;
  1045. }
  1046. if (intparm) {
  1047. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  1048. buffer->state = BUF_STATE_PROCESSED;
  1049. }
  1050. if (channel == &card->data)
  1051. return;
  1052. if (channel == &card->read &&
  1053. channel->state == CH_STATE_UP)
  1054. qeth_issue_next_read(card);
  1055. iob = channel->iob;
  1056. index = channel->buf_no;
  1057. while (iob[index].state == BUF_STATE_PROCESSED) {
  1058. if (iob[index].callback != NULL)
  1059. iob[index].callback(channel, iob + index);
  1060. index = (index + 1) % QETH_CMD_BUFFER_NO;
  1061. }
  1062. channel->buf_no = index;
  1063. out:
  1064. wake_up(&card->wait_q);
  1065. return;
  1066. }
  1067. static void qeth_notify_skbs(struct qeth_qdio_out_q *q,
  1068. struct qeth_qdio_out_buffer *buf,
  1069. enum iucv_tx_notify notification)
  1070. {
  1071. struct sk_buff *skb;
  1072. if (skb_queue_empty(&buf->skb_list))
  1073. goto out;
  1074. skb = skb_peek(&buf->skb_list);
  1075. while (skb) {
  1076. QETH_CARD_TEXT_(q->card, 5, "skbn%d", notification);
  1077. QETH_CARD_TEXT_(q->card, 5, "%lx", (long) skb);
  1078. if (skb->protocol == ETH_P_AF_IUCV) {
  1079. if (skb->sk) {
  1080. struct iucv_sock *iucv = iucv_sk(skb->sk);
  1081. iucv->sk_txnotify(skb, notification);
  1082. }
  1083. }
  1084. if (skb_queue_is_last(&buf->skb_list, skb))
  1085. skb = NULL;
  1086. else
  1087. skb = skb_queue_next(&buf->skb_list, skb);
  1088. }
  1089. out:
  1090. return;
  1091. }
  1092. static void qeth_release_skbs(struct qeth_qdio_out_buffer *buf)
  1093. {
  1094. struct sk_buff *skb;
  1095. struct iucv_sock *iucv;
  1096. int notify_general_error = 0;
  1097. if (atomic_read(&buf->state) == QETH_QDIO_BUF_PENDING)
  1098. notify_general_error = 1;
  1099. /* release may never happen from within CQ tasklet scope */
  1100. WARN_ON_ONCE(atomic_read(&buf->state) == QETH_QDIO_BUF_IN_CQ);
  1101. skb = skb_dequeue(&buf->skb_list);
  1102. while (skb) {
  1103. QETH_CARD_TEXT(buf->q->card, 5, "skbr");
  1104. QETH_CARD_TEXT_(buf->q->card, 5, "%lx", (long) skb);
  1105. if (notify_general_error && skb->protocol == ETH_P_AF_IUCV) {
  1106. if (skb->sk) {
  1107. iucv = iucv_sk(skb->sk);
  1108. iucv->sk_txnotify(skb, TX_NOTIFY_GENERALERROR);
  1109. }
  1110. }
  1111. atomic_dec(&skb->users);
  1112. dev_kfree_skb_any(skb);
  1113. skb = skb_dequeue(&buf->skb_list);
  1114. }
  1115. }
  1116. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  1117. struct qeth_qdio_out_buffer *buf,
  1118. enum qeth_qdio_buffer_states newbufstate)
  1119. {
  1120. int i;
  1121. /* is PCI flag set on buffer? */
  1122. if (buf->buffer->element[0].sflags & SBAL_SFLAGS0_PCI_REQ)
  1123. atomic_dec(&queue->set_pci_flags_count);
  1124. if (newbufstate == QETH_QDIO_BUF_EMPTY) {
  1125. qeth_release_skbs(buf);
  1126. }
  1127. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  1128. if (buf->buffer->element[i].addr && buf->is_header[i])
  1129. kmem_cache_free(qeth_core_header_cache,
  1130. buf->buffer->element[i].addr);
  1131. buf->is_header[i] = 0;
  1132. buf->buffer->element[i].length = 0;
  1133. buf->buffer->element[i].addr = NULL;
  1134. buf->buffer->element[i].eflags = 0;
  1135. buf->buffer->element[i].sflags = 0;
  1136. }
  1137. buf->buffer->element[15].eflags = 0;
  1138. buf->buffer->element[15].sflags = 0;
  1139. buf->next_element_to_fill = 0;
  1140. atomic_set(&buf->state, newbufstate);
  1141. }
  1142. static void qeth_clear_outq_buffers(struct qeth_qdio_out_q *q, int free)
  1143. {
  1144. int j;
  1145. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1146. if (!q->bufs[j])
  1147. continue;
  1148. qeth_cleanup_handled_pending(q, j, 1);
  1149. qeth_clear_output_buffer(q, q->bufs[j], QETH_QDIO_BUF_EMPTY);
  1150. if (free) {
  1151. kmem_cache_free(qeth_qdio_outbuf_cache, q->bufs[j]);
  1152. q->bufs[j] = NULL;
  1153. }
  1154. }
  1155. }
  1156. void qeth_clear_qdio_buffers(struct qeth_card *card)
  1157. {
  1158. int i;
  1159. QETH_CARD_TEXT(card, 2, "clearqdbf");
  1160. /* clear outbound buffers to free skbs */
  1161. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1162. if (card->qdio.out_qs[i]) {
  1163. qeth_clear_outq_buffers(card->qdio.out_qs[i], 0);
  1164. }
  1165. }
  1166. }
  1167. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  1168. static void qeth_free_buffer_pool(struct qeth_card *card)
  1169. {
  1170. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  1171. int i = 0;
  1172. list_for_each_entry_safe(pool_entry, tmp,
  1173. &card->qdio.init_pool.entry_list, init_list){
  1174. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  1175. free_page((unsigned long)pool_entry->elements[i]);
  1176. list_del(&pool_entry->init_list);
  1177. kfree(pool_entry);
  1178. }
  1179. }
  1180. static void qeth_clean_channel(struct qeth_channel *channel)
  1181. {
  1182. int cnt;
  1183. QETH_DBF_TEXT(SETUP, 2, "freech");
  1184. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  1185. kfree(channel->iob[cnt].data);
  1186. }
  1187. static void qeth_set_single_write_queues(struct qeth_card *card)
  1188. {
  1189. if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
  1190. (card->qdio.no_out_queues == 4))
  1191. qeth_free_qdio_buffers(card);
  1192. card->qdio.no_out_queues = 1;
  1193. if (card->qdio.default_out_queue != 0)
  1194. dev_info(&card->gdev->dev, "Priority Queueing not supported\n");
  1195. card->qdio.default_out_queue = 0;
  1196. }
  1197. static void qeth_set_multiple_write_queues(struct qeth_card *card)
  1198. {
  1199. if ((atomic_read(&card->qdio.state) != QETH_QDIO_UNINITIALIZED) &&
  1200. (card->qdio.no_out_queues == 1)) {
  1201. qeth_free_qdio_buffers(card);
  1202. card->qdio.default_out_queue = 2;
  1203. }
  1204. card->qdio.no_out_queues = 4;
  1205. }
  1206. static void qeth_update_from_chp_desc(struct qeth_card *card)
  1207. {
  1208. struct ccw_device *ccwdev;
  1209. struct channel_path_desc *chp_dsc;
  1210. QETH_DBF_TEXT(SETUP, 2, "chp_desc");
  1211. ccwdev = card->data.ccwdev;
  1212. chp_dsc = ccw_device_get_chp_desc(ccwdev, 0);
  1213. if (!chp_dsc)
  1214. goto out;
  1215. card->info.func_level = 0x4100 + chp_dsc->desc;
  1216. if (card->info.type == QETH_CARD_TYPE_IQD)
  1217. goto out;
  1218. /* CHPP field bit 6 == 1 -> single queue */
  1219. if ((chp_dsc->chpp & 0x02) == 0x02)
  1220. qeth_set_single_write_queues(card);
  1221. else
  1222. qeth_set_multiple_write_queues(card);
  1223. out:
  1224. kfree(chp_dsc);
  1225. QETH_DBF_TEXT_(SETUP, 2, "nr:%x", card->qdio.no_out_queues);
  1226. QETH_DBF_TEXT_(SETUP, 2, "lvl:%02x", card->info.func_level);
  1227. }
  1228. static void qeth_init_qdio_info(struct qeth_card *card)
  1229. {
  1230. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  1231. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1232. /* inbound */
  1233. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1234. if (card->info.type == QETH_CARD_TYPE_IQD)
  1235. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_HSDEFAULT;
  1236. else
  1237. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  1238. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  1239. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  1240. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  1241. }
  1242. static void qeth_set_intial_options(struct qeth_card *card)
  1243. {
  1244. card->options.route4.type = NO_ROUTER;
  1245. card->options.route6.type = NO_ROUTER;
  1246. card->options.fake_broadcast = 0;
  1247. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  1248. card->options.performance_stats = 0;
  1249. card->options.rx_sg_cb = QETH_RX_SG_CB;
  1250. card->options.isolation = ISOLATION_MODE_NONE;
  1251. card->options.cq = QETH_CQ_DISABLED;
  1252. }
  1253. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  1254. {
  1255. unsigned long flags;
  1256. int rc = 0;
  1257. spin_lock_irqsave(&card->thread_mask_lock, flags);
  1258. QETH_CARD_TEXT_(card, 4, " %02x%02x%02x",
  1259. (u8) card->thread_start_mask,
  1260. (u8) card->thread_allowed_mask,
  1261. (u8) card->thread_running_mask);
  1262. rc = (card->thread_start_mask & thread);
  1263. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  1264. return rc;
  1265. }
  1266. static void qeth_start_kernel_thread(struct work_struct *work)
  1267. {
  1268. struct task_struct *ts;
  1269. struct qeth_card *card = container_of(work, struct qeth_card,
  1270. kernel_thread_starter);
  1271. QETH_CARD_TEXT(card , 2, "strthrd");
  1272. if (card->read.state != CH_STATE_UP &&
  1273. card->write.state != CH_STATE_UP)
  1274. return;
  1275. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD)) {
  1276. ts = kthread_run(card->discipline->recover, (void *)card,
  1277. "qeth_recover");
  1278. if (IS_ERR(ts)) {
  1279. qeth_clear_thread_start_bit(card, QETH_RECOVER_THREAD);
  1280. qeth_clear_thread_running_bit(card,
  1281. QETH_RECOVER_THREAD);
  1282. }
  1283. }
  1284. }
  1285. static void qeth_buffer_reclaim_work(struct work_struct *);
  1286. static int qeth_setup_card(struct qeth_card *card)
  1287. {
  1288. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  1289. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1290. card->read.state = CH_STATE_DOWN;
  1291. card->write.state = CH_STATE_DOWN;
  1292. card->data.state = CH_STATE_DOWN;
  1293. card->state = CARD_STATE_DOWN;
  1294. card->lan_online = 0;
  1295. card->read_or_write_problem = 0;
  1296. card->dev = NULL;
  1297. spin_lock_init(&card->vlanlock);
  1298. spin_lock_init(&card->mclock);
  1299. spin_lock_init(&card->lock);
  1300. spin_lock_init(&card->ip_lock);
  1301. spin_lock_init(&card->thread_mask_lock);
  1302. mutex_init(&card->conf_mutex);
  1303. mutex_init(&card->discipline_mutex);
  1304. card->thread_start_mask = 0;
  1305. card->thread_allowed_mask = 0;
  1306. card->thread_running_mask = 0;
  1307. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1308. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1309. init_waitqueue_head(&card->wait_q);
  1310. /* initial options */
  1311. qeth_set_intial_options(card);
  1312. /* IP address takeover */
  1313. INIT_LIST_HEAD(&card->ipato.entries);
  1314. card->ipato.enabled = 0;
  1315. card->ipato.invert4 = 0;
  1316. card->ipato.invert6 = 0;
  1317. /* init QDIO stuff */
  1318. qeth_init_qdio_info(card);
  1319. INIT_DELAYED_WORK(&card->buffer_reclaim_work, qeth_buffer_reclaim_work);
  1320. INIT_WORK(&card->close_dev_work, qeth_close_dev_handler);
  1321. return 0;
  1322. }
  1323. static void qeth_core_sl_print(struct seq_file *m, struct service_level *slr)
  1324. {
  1325. struct qeth_card *card = container_of(slr, struct qeth_card,
  1326. qeth_service_level);
  1327. if (card->info.mcl_level[0])
  1328. seq_printf(m, "qeth: %s firmware level %s\n",
  1329. CARD_BUS_ID(card), card->info.mcl_level);
  1330. }
  1331. static struct qeth_card *qeth_alloc_card(void)
  1332. {
  1333. struct qeth_card *card;
  1334. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1335. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1336. if (!card)
  1337. goto out;
  1338. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1339. if (qeth_setup_channel(&card->read))
  1340. goto out_ip;
  1341. if (qeth_setup_channel(&card->write))
  1342. goto out_channel;
  1343. card->options.layer2 = -1;
  1344. card->qeth_service_level.seq_print = qeth_core_sl_print;
  1345. register_service_level(&card->qeth_service_level);
  1346. return card;
  1347. out_channel:
  1348. qeth_clean_channel(&card->read);
  1349. out_ip:
  1350. kfree(card);
  1351. out:
  1352. return NULL;
  1353. }
  1354. static int qeth_determine_card_type(struct qeth_card *card)
  1355. {
  1356. int i = 0;
  1357. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1358. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1359. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1360. while (known_devices[i][QETH_DEV_MODEL_IND]) {
  1361. if ((CARD_RDEV(card)->id.dev_type ==
  1362. known_devices[i][QETH_DEV_TYPE_IND]) &&
  1363. (CARD_RDEV(card)->id.dev_model ==
  1364. known_devices[i][QETH_DEV_MODEL_IND])) {
  1365. card->info.type = known_devices[i][QETH_DEV_MODEL_IND];
  1366. card->qdio.no_out_queues =
  1367. known_devices[i][QETH_QUEUE_NO_IND];
  1368. card->qdio.no_in_queues = 1;
  1369. card->info.is_multicast_different =
  1370. known_devices[i][QETH_MULTICAST_IND];
  1371. qeth_update_from_chp_desc(card);
  1372. return 0;
  1373. }
  1374. i++;
  1375. }
  1376. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1377. dev_err(&card->gdev->dev, "The adapter hardware is of an "
  1378. "unknown type\n");
  1379. return -ENOENT;
  1380. }
  1381. static int qeth_clear_channel(struct qeth_channel *channel)
  1382. {
  1383. unsigned long flags;
  1384. struct qeth_card *card;
  1385. int rc;
  1386. card = CARD_FROM_CDEV(channel->ccwdev);
  1387. QETH_CARD_TEXT(card, 3, "clearch");
  1388. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1389. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1390. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1391. if (rc)
  1392. return rc;
  1393. rc = wait_event_interruptible_timeout(card->wait_q,
  1394. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1395. if (rc == -ERESTARTSYS)
  1396. return rc;
  1397. if (channel->state != CH_STATE_STOPPED)
  1398. return -ETIME;
  1399. channel->state = CH_STATE_DOWN;
  1400. return 0;
  1401. }
  1402. static int qeth_halt_channel(struct qeth_channel *channel)
  1403. {
  1404. unsigned long flags;
  1405. struct qeth_card *card;
  1406. int rc;
  1407. card = CARD_FROM_CDEV(channel->ccwdev);
  1408. QETH_CARD_TEXT(card, 3, "haltch");
  1409. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1410. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1411. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1412. if (rc)
  1413. return rc;
  1414. rc = wait_event_interruptible_timeout(card->wait_q,
  1415. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1416. if (rc == -ERESTARTSYS)
  1417. return rc;
  1418. if (channel->state != CH_STATE_HALTED)
  1419. return -ETIME;
  1420. return 0;
  1421. }
  1422. static int qeth_halt_channels(struct qeth_card *card)
  1423. {
  1424. int rc1 = 0, rc2 = 0, rc3 = 0;
  1425. QETH_CARD_TEXT(card, 3, "haltchs");
  1426. rc1 = qeth_halt_channel(&card->read);
  1427. rc2 = qeth_halt_channel(&card->write);
  1428. rc3 = qeth_halt_channel(&card->data);
  1429. if (rc1)
  1430. return rc1;
  1431. if (rc2)
  1432. return rc2;
  1433. return rc3;
  1434. }
  1435. static int qeth_clear_channels(struct qeth_card *card)
  1436. {
  1437. int rc1 = 0, rc2 = 0, rc3 = 0;
  1438. QETH_CARD_TEXT(card, 3, "clearchs");
  1439. rc1 = qeth_clear_channel(&card->read);
  1440. rc2 = qeth_clear_channel(&card->write);
  1441. rc3 = qeth_clear_channel(&card->data);
  1442. if (rc1)
  1443. return rc1;
  1444. if (rc2)
  1445. return rc2;
  1446. return rc3;
  1447. }
  1448. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1449. {
  1450. int rc = 0;
  1451. QETH_CARD_TEXT(card, 3, "clhacrd");
  1452. if (halt)
  1453. rc = qeth_halt_channels(card);
  1454. if (rc)
  1455. return rc;
  1456. return qeth_clear_channels(card);
  1457. }
  1458. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1459. {
  1460. int rc = 0;
  1461. QETH_CARD_TEXT(card, 3, "qdioclr");
  1462. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1463. QETH_QDIO_CLEANING)) {
  1464. case QETH_QDIO_ESTABLISHED:
  1465. if (card->info.type == QETH_CARD_TYPE_IQD)
  1466. rc = qdio_shutdown(CARD_DDEV(card),
  1467. QDIO_FLAG_CLEANUP_USING_HALT);
  1468. else
  1469. rc = qdio_shutdown(CARD_DDEV(card),
  1470. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1471. if (rc)
  1472. QETH_CARD_TEXT_(card, 3, "1err%d", rc);
  1473. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1474. break;
  1475. case QETH_QDIO_CLEANING:
  1476. return rc;
  1477. default:
  1478. break;
  1479. }
  1480. rc = qeth_clear_halt_card(card, use_halt);
  1481. if (rc)
  1482. QETH_CARD_TEXT_(card, 3, "2err%d", rc);
  1483. card->state = CARD_STATE_DOWN;
  1484. return rc;
  1485. }
  1486. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1487. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1488. int *length)
  1489. {
  1490. struct ciw *ciw;
  1491. char *rcd_buf;
  1492. int ret;
  1493. struct qeth_channel *channel = &card->data;
  1494. unsigned long flags;
  1495. /*
  1496. * scan for RCD command in extended SenseID data
  1497. */
  1498. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1499. if (!ciw || ciw->cmd == 0)
  1500. return -EOPNOTSUPP;
  1501. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1502. if (!rcd_buf)
  1503. return -ENOMEM;
  1504. channel->ccw.cmd_code = ciw->cmd;
  1505. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1506. channel->ccw.count = ciw->count;
  1507. channel->ccw.flags = CCW_FLAG_SLI;
  1508. channel->state = CH_STATE_RCD;
  1509. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1510. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1511. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1512. QETH_RCD_TIMEOUT);
  1513. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1514. if (!ret)
  1515. wait_event(card->wait_q,
  1516. (channel->state == CH_STATE_RCD_DONE ||
  1517. channel->state == CH_STATE_DOWN));
  1518. if (channel->state == CH_STATE_DOWN)
  1519. ret = -EIO;
  1520. else
  1521. channel->state = CH_STATE_DOWN;
  1522. if (ret) {
  1523. kfree(rcd_buf);
  1524. *buffer = NULL;
  1525. *length = 0;
  1526. } else {
  1527. *length = ciw->count;
  1528. *buffer = rcd_buf;
  1529. }
  1530. return ret;
  1531. }
  1532. static void qeth_configure_unitaddr(struct qeth_card *card, char *prcd)
  1533. {
  1534. QETH_DBF_TEXT(SETUP, 2, "cfgunit");
  1535. card->info.chpid = prcd[30];
  1536. card->info.unit_addr2 = prcd[31];
  1537. card->info.cula = prcd[63];
  1538. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1539. (prcd[0x11] == _ascebc['M']));
  1540. }
  1541. static void qeth_configure_blkt_default(struct qeth_card *card, char *prcd)
  1542. {
  1543. QETH_DBF_TEXT(SETUP, 2, "cfgblkt");
  1544. if (prcd[74] == 0xF0 && prcd[75] == 0xF0 &&
  1545. prcd[76] >= 0xF1 && prcd[76] <= 0xF4) {
  1546. card->info.blkt.time_total = 0;
  1547. card->info.blkt.inter_packet = 0;
  1548. card->info.blkt.inter_packet_jumbo = 0;
  1549. } else {
  1550. card->info.blkt.time_total = 250;
  1551. card->info.blkt.inter_packet = 5;
  1552. card->info.blkt.inter_packet_jumbo = 15;
  1553. }
  1554. }
  1555. static void qeth_init_tokens(struct qeth_card *card)
  1556. {
  1557. card->token.issuer_rm_w = 0x00010103UL;
  1558. card->token.cm_filter_w = 0x00010108UL;
  1559. card->token.cm_connection_w = 0x0001010aUL;
  1560. card->token.ulp_filter_w = 0x0001010bUL;
  1561. card->token.ulp_connection_w = 0x0001010dUL;
  1562. }
  1563. static void qeth_init_func_level(struct qeth_card *card)
  1564. {
  1565. switch (card->info.type) {
  1566. case QETH_CARD_TYPE_IQD:
  1567. card->info.func_level = QETH_IDX_FUNC_LEVEL_IQD;
  1568. break;
  1569. case QETH_CARD_TYPE_OSD:
  1570. case QETH_CARD_TYPE_OSN:
  1571. card->info.func_level = QETH_IDX_FUNC_LEVEL_OSD;
  1572. break;
  1573. default:
  1574. break;
  1575. }
  1576. }
  1577. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1578. void (*idx_reply_cb)(struct qeth_channel *,
  1579. struct qeth_cmd_buffer *))
  1580. {
  1581. struct qeth_cmd_buffer *iob;
  1582. unsigned long flags;
  1583. int rc;
  1584. struct qeth_card *card;
  1585. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1586. card = CARD_FROM_CDEV(channel->ccwdev);
  1587. iob = qeth_get_buffer(channel);
  1588. if (!iob)
  1589. return -ENOMEM;
  1590. iob->callback = idx_reply_cb;
  1591. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1592. channel->ccw.count = QETH_BUFSIZE;
  1593. channel->ccw.cda = (__u32) __pa(iob->data);
  1594. wait_event(card->wait_q,
  1595. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1596. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1597. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1598. rc = ccw_device_start(channel->ccwdev,
  1599. &channel->ccw, (addr_t) iob, 0, 0);
  1600. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1601. if (rc) {
  1602. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1603. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1604. atomic_set(&channel->irq_pending, 0);
  1605. wake_up(&card->wait_q);
  1606. return rc;
  1607. }
  1608. rc = wait_event_interruptible_timeout(card->wait_q,
  1609. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1610. if (rc == -ERESTARTSYS)
  1611. return rc;
  1612. if (channel->state != CH_STATE_UP) {
  1613. rc = -ETIME;
  1614. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1615. qeth_clear_cmd_buffers(channel);
  1616. } else
  1617. rc = 0;
  1618. return rc;
  1619. }
  1620. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1621. void (*idx_reply_cb)(struct qeth_channel *,
  1622. struct qeth_cmd_buffer *))
  1623. {
  1624. struct qeth_card *card;
  1625. struct qeth_cmd_buffer *iob;
  1626. unsigned long flags;
  1627. __u16 temp;
  1628. __u8 tmp;
  1629. int rc;
  1630. struct ccw_dev_id temp_devid;
  1631. card = CARD_FROM_CDEV(channel->ccwdev);
  1632. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1633. iob = qeth_get_buffer(channel);
  1634. if (!iob)
  1635. return -ENOMEM;
  1636. iob->callback = idx_reply_cb;
  1637. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1638. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1639. channel->ccw.cda = (__u32) __pa(iob->data);
  1640. if (channel == &card->write) {
  1641. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1642. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1643. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1644. card->seqno.trans_hdr++;
  1645. } else {
  1646. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1647. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1648. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1649. }
  1650. tmp = ((__u8)card->info.portno) | 0x80;
  1651. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1652. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1653. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1654. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1655. &card->info.func_level, sizeof(__u16));
  1656. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1657. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1658. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1659. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1660. wait_event(card->wait_q,
  1661. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1662. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1663. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1664. rc = ccw_device_start(channel->ccwdev,
  1665. &channel->ccw, (addr_t) iob, 0, 0);
  1666. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1667. if (rc) {
  1668. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1669. rc);
  1670. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1671. atomic_set(&channel->irq_pending, 0);
  1672. wake_up(&card->wait_q);
  1673. return rc;
  1674. }
  1675. rc = wait_event_interruptible_timeout(card->wait_q,
  1676. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1677. if (rc == -ERESTARTSYS)
  1678. return rc;
  1679. if (channel->state != CH_STATE_ACTIVATING) {
  1680. dev_warn(&channel->ccwdev->dev, "The qeth device driver"
  1681. " failed to recover an error on the device\n");
  1682. QETH_DBF_MESSAGE(2, "%s IDX activate timed out\n",
  1683. dev_name(&channel->ccwdev->dev));
  1684. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1685. qeth_clear_cmd_buffers(channel);
  1686. return -ETIME;
  1687. }
  1688. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1689. }
  1690. static int qeth_peer_func_level(int level)
  1691. {
  1692. if ((level & 0xff) == 8)
  1693. return (level & 0xff) + 0x400;
  1694. if (((level >> 8) & 3) == 1)
  1695. return (level & 0xff) + 0x200;
  1696. return level;
  1697. }
  1698. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1699. struct qeth_cmd_buffer *iob)
  1700. {
  1701. struct qeth_card *card;
  1702. __u16 temp;
  1703. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1704. if (channel->state == CH_STATE_DOWN) {
  1705. channel->state = CH_STATE_ACTIVATING;
  1706. goto out;
  1707. }
  1708. card = CARD_FROM_CDEV(channel->ccwdev);
  1709. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1710. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == QETH_IDX_ACT_ERR_EXCL)
  1711. dev_err(&card->write.ccwdev->dev,
  1712. "The adapter is used exclusively by another "
  1713. "host\n");
  1714. else
  1715. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel:"
  1716. " negative reply\n",
  1717. dev_name(&card->write.ccwdev->dev));
  1718. goto out;
  1719. }
  1720. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1721. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1722. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on write channel: "
  1723. "function level mismatch (sent: 0x%x, received: "
  1724. "0x%x)\n", dev_name(&card->write.ccwdev->dev),
  1725. card->info.func_level, temp);
  1726. goto out;
  1727. }
  1728. channel->state = CH_STATE_UP;
  1729. out:
  1730. qeth_release_buffer(channel, iob);
  1731. }
  1732. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1733. struct qeth_cmd_buffer *iob)
  1734. {
  1735. struct qeth_card *card;
  1736. __u16 temp;
  1737. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1738. if (channel->state == CH_STATE_DOWN) {
  1739. channel->state = CH_STATE_ACTIVATING;
  1740. goto out;
  1741. }
  1742. card = CARD_FROM_CDEV(channel->ccwdev);
  1743. if (qeth_check_idx_response(card, iob->data))
  1744. goto out;
  1745. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1746. switch (QETH_IDX_ACT_CAUSE_CODE(iob->data)) {
  1747. case QETH_IDX_ACT_ERR_EXCL:
  1748. dev_err(&card->write.ccwdev->dev,
  1749. "The adapter is used exclusively by another "
  1750. "host\n");
  1751. break;
  1752. case QETH_IDX_ACT_ERR_AUTH:
  1753. case QETH_IDX_ACT_ERR_AUTH_USER:
  1754. dev_err(&card->read.ccwdev->dev,
  1755. "Setting the device online failed because of "
  1756. "insufficient authorization\n");
  1757. break;
  1758. default:
  1759. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel:"
  1760. " negative reply\n",
  1761. dev_name(&card->read.ccwdev->dev));
  1762. }
  1763. QETH_CARD_TEXT_(card, 2, "idxread%c",
  1764. QETH_IDX_ACT_CAUSE_CODE(iob->data));
  1765. goto out;
  1766. }
  1767. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1768. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1769. QETH_DBF_MESSAGE(2, "%s IDX_ACTIVATE on read channel: function "
  1770. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1771. dev_name(&card->read.ccwdev->dev),
  1772. card->info.func_level, temp);
  1773. goto out;
  1774. }
  1775. memcpy(&card->token.issuer_rm_r,
  1776. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1777. QETH_MPC_TOKEN_LENGTH);
  1778. memcpy(&card->info.mcl_level[0],
  1779. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1780. channel->state = CH_STATE_UP;
  1781. out:
  1782. qeth_release_buffer(channel, iob);
  1783. }
  1784. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1785. struct qeth_cmd_buffer *iob)
  1786. {
  1787. qeth_setup_ccw(&card->write, iob->data, len);
  1788. iob->callback = qeth_release_buffer;
  1789. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1790. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1791. card->seqno.trans_hdr++;
  1792. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1793. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1794. card->seqno.pdu_hdr++;
  1795. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1796. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1797. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1798. }
  1799. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1800. /**
  1801. * qeth_send_control_data() - send control command to the card
  1802. * @card: qeth_card structure pointer
  1803. * @len: size of the command buffer
  1804. * @iob: qeth_cmd_buffer pointer
  1805. * @reply_cb: callback function pointer
  1806. * @cb_card: pointer to the qeth_card structure
  1807. * @cb_reply: pointer to the qeth_reply structure
  1808. * @cb_cmd: pointer to the original iob for non-IPA
  1809. * commands, or to the qeth_ipa_cmd structure
  1810. * for the IPA commands.
  1811. * @reply_param: private pointer passed to the callback
  1812. *
  1813. * Returns the value of the `return_code' field of the response
  1814. * block returned from the hardware, or other error indication.
  1815. * Value of zero indicates successful execution of the command.
  1816. *
  1817. * Callback function gets called one or more times, with cb_cmd
  1818. * pointing to the response returned by the hardware. Callback
  1819. * function must return non-zero if more reply blocks are expected,
  1820. * and zero if the last or only reply block is received. Callback
  1821. * function can get the value of the reply_param pointer from the
  1822. * field 'param' of the structure qeth_reply.
  1823. */
  1824. int qeth_send_control_data(struct qeth_card *card, int len,
  1825. struct qeth_cmd_buffer *iob,
  1826. int (*reply_cb)(struct qeth_card *cb_card,
  1827. struct qeth_reply *cb_reply,
  1828. unsigned long cb_cmd),
  1829. void *reply_param)
  1830. {
  1831. int rc;
  1832. unsigned long flags;
  1833. struct qeth_reply *reply = NULL;
  1834. unsigned long timeout, event_timeout;
  1835. struct qeth_ipa_cmd *cmd;
  1836. QETH_CARD_TEXT(card, 2, "sendctl");
  1837. if (card->read_or_write_problem) {
  1838. qeth_release_buffer(iob->channel, iob);
  1839. return -EIO;
  1840. }
  1841. reply = qeth_alloc_reply(card);
  1842. if (!reply) {
  1843. return -ENOMEM;
  1844. }
  1845. reply->callback = reply_cb;
  1846. reply->param = reply_param;
  1847. if (card->state == CARD_STATE_DOWN)
  1848. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1849. else
  1850. reply->seqno = card->seqno.ipa++;
  1851. init_waitqueue_head(&reply->wait_q);
  1852. spin_lock_irqsave(&card->lock, flags);
  1853. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1854. spin_unlock_irqrestore(&card->lock, flags);
  1855. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1856. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1857. qeth_prepare_control_data(card, len, iob);
  1858. if (IS_IPA(iob->data))
  1859. event_timeout = QETH_IPA_TIMEOUT;
  1860. else
  1861. event_timeout = QETH_TIMEOUT;
  1862. timeout = jiffies + event_timeout;
  1863. QETH_CARD_TEXT(card, 6, "noirqpnd");
  1864. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1865. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1866. (addr_t) iob, 0, 0);
  1867. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1868. if (rc) {
  1869. QETH_DBF_MESSAGE(2, "%s qeth_send_control_data: "
  1870. "ccw_device_start rc = %i\n",
  1871. dev_name(&card->write.ccwdev->dev), rc);
  1872. QETH_CARD_TEXT_(card, 2, " err%d", rc);
  1873. spin_lock_irqsave(&card->lock, flags);
  1874. list_del_init(&reply->list);
  1875. qeth_put_reply(reply);
  1876. spin_unlock_irqrestore(&card->lock, flags);
  1877. qeth_release_buffer(iob->channel, iob);
  1878. atomic_set(&card->write.irq_pending, 0);
  1879. wake_up(&card->wait_q);
  1880. return rc;
  1881. }
  1882. /* we have only one long running ipassist, since we can ensure
  1883. process context of this command we can sleep */
  1884. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  1885. if ((cmd->hdr.command == IPA_CMD_SETIP) &&
  1886. (cmd->hdr.prot_version == QETH_PROT_IPV4)) {
  1887. if (!wait_event_timeout(reply->wait_q,
  1888. atomic_read(&reply->received), event_timeout))
  1889. goto time_err;
  1890. } else {
  1891. while (!atomic_read(&reply->received)) {
  1892. if (time_after(jiffies, timeout))
  1893. goto time_err;
  1894. cpu_relax();
  1895. }
  1896. }
  1897. if (reply->rc == -EIO)
  1898. goto error;
  1899. rc = reply->rc;
  1900. qeth_put_reply(reply);
  1901. return rc;
  1902. time_err:
  1903. reply->rc = -ETIME;
  1904. spin_lock_irqsave(&reply->card->lock, flags);
  1905. list_del_init(&reply->list);
  1906. spin_unlock_irqrestore(&reply->card->lock, flags);
  1907. atomic_inc(&reply->received);
  1908. error:
  1909. atomic_set(&card->write.irq_pending, 0);
  1910. qeth_release_buffer(iob->channel, iob);
  1911. card->write.buf_no = (card->write.buf_no + 1) % QETH_CMD_BUFFER_NO;
  1912. rc = reply->rc;
  1913. qeth_put_reply(reply);
  1914. return rc;
  1915. }
  1916. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1917. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1918. unsigned long data)
  1919. {
  1920. struct qeth_cmd_buffer *iob;
  1921. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1922. iob = (struct qeth_cmd_buffer *) data;
  1923. memcpy(&card->token.cm_filter_r,
  1924. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1925. QETH_MPC_TOKEN_LENGTH);
  1926. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1927. return 0;
  1928. }
  1929. static int qeth_cm_enable(struct qeth_card *card)
  1930. {
  1931. int rc;
  1932. struct qeth_cmd_buffer *iob;
  1933. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1934. iob = qeth_wait_for_buffer(&card->write);
  1935. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1936. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1937. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1938. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1939. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1940. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1941. qeth_cm_enable_cb, NULL);
  1942. return rc;
  1943. }
  1944. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1945. unsigned long data)
  1946. {
  1947. struct qeth_cmd_buffer *iob;
  1948. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1949. iob = (struct qeth_cmd_buffer *) data;
  1950. memcpy(&card->token.cm_connection_r,
  1951. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1952. QETH_MPC_TOKEN_LENGTH);
  1953. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1954. return 0;
  1955. }
  1956. static int qeth_cm_setup(struct qeth_card *card)
  1957. {
  1958. int rc;
  1959. struct qeth_cmd_buffer *iob;
  1960. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1961. iob = qeth_wait_for_buffer(&card->write);
  1962. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1963. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1964. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1965. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1966. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1967. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1968. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1969. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1970. qeth_cm_setup_cb, NULL);
  1971. return rc;
  1972. }
  1973. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1974. {
  1975. switch (card->info.type) {
  1976. case QETH_CARD_TYPE_UNKNOWN:
  1977. return 1500;
  1978. case QETH_CARD_TYPE_IQD:
  1979. return card->info.max_mtu;
  1980. case QETH_CARD_TYPE_OSD:
  1981. switch (card->info.link_type) {
  1982. case QETH_LINK_TYPE_HSTR:
  1983. case QETH_LINK_TYPE_LANE_TR:
  1984. return 2000;
  1985. default:
  1986. return card->options.layer2 ? 1500 : 1492;
  1987. }
  1988. case QETH_CARD_TYPE_OSM:
  1989. case QETH_CARD_TYPE_OSX:
  1990. return card->options.layer2 ? 1500 : 1492;
  1991. default:
  1992. return 1500;
  1993. }
  1994. }
  1995. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1996. {
  1997. switch (framesize) {
  1998. case 0x4000:
  1999. return 8192;
  2000. case 0x6000:
  2001. return 16384;
  2002. case 0xa000:
  2003. return 32768;
  2004. case 0xffff:
  2005. return 57344;
  2006. default:
  2007. return 0;
  2008. }
  2009. }
  2010. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  2011. {
  2012. switch (card->info.type) {
  2013. case QETH_CARD_TYPE_OSD:
  2014. case QETH_CARD_TYPE_OSM:
  2015. case QETH_CARD_TYPE_OSX:
  2016. case QETH_CARD_TYPE_IQD:
  2017. return ((mtu >= 576) &&
  2018. (mtu <= card->info.max_mtu));
  2019. case QETH_CARD_TYPE_OSN:
  2020. case QETH_CARD_TYPE_UNKNOWN:
  2021. default:
  2022. return 1;
  2023. }
  2024. }
  2025. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  2026. unsigned long data)
  2027. {
  2028. __u16 mtu, framesize;
  2029. __u16 len;
  2030. __u8 link_type;
  2031. struct qeth_cmd_buffer *iob;
  2032. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  2033. iob = (struct qeth_cmd_buffer *) data;
  2034. memcpy(&card->token.ulp_filter_r,
  2035. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  2036. QETH_MPC_TOKEN_LENGTH);
  2037. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2038. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  2039. mtu = qeth_get_mtu_outof_framesize(framesize);
  2040. if (!mtu) {
  2041. iob->rc = -EINVAL;
  2042. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2043. return 0;
  2044. }
  2045. if (card->info.initial_mtu && (card->info.initial_mtu != mtu)) {
  2046. /* frame size has changed */
  2047. if (card->dev &&
  2048. ((card->dev->mtu == card->info.initial_mtu) ||
  2049. (card->dev->mtu > mtu)))
  2050. card->dev->mtu = mtu;
  2051. qeth_free_qdio_buffers(card);
  2052. }
  2053. card->info.initial_mtu = mtu;
  2054. card->info.max_mtu = mtu;
  2055. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  2056. } else {
  2057. card->info.max_mtu = *(__u16 *)QETH_ULP_ENABLE_RESP_MAX_MTU(
  2058. iob->data);
  2059. card->info.initial_mtu = min(card->info.max_mtu,
  2060. qeth_get_initial_mtu_for_card(card));
  2061. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  2062. }
  2063. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  2064. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  2065. memcpy(&link_type,
  2066. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  2067. card->info.link_type = link_type;
  2068. } else
  2069. card->info.link_type = 0;
  2070. QETH_DBF_TEXT_(SETUP, 2, "link%d", card->info.link_type);
  2071. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2072. return 0;
  2073. }
  2074. static int qeth_ulp_enable(struct qeth_card *card)
  2075. {
  2076. int rc;
  2077. char prot_type;
  2078. struct qeth_cmd_buffer *iob;
  2079. /*FIXME: trace view callbacks*/
  2080. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  2081. iob = qeth_wait_for_buffer(&card->write);
  2082. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  2083. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  2084. (__u8) card->info.portno;
  2085. if (card->options.layer2)
  2086. if (card->info.type == QETH_CARD_TYPE_OSN)
  2087. prot_type = QETH_PROT_OSN2;
  2088. else
  2089. prot_type = QETH_PROT_LAYER2;
  2090. else
  2091. prot_type = QETH_PROT_TCPIP;
  2092. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  2093. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  2094. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2095. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  2096. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  2097. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  2098. qeth_ulp_enable_cb, NULL);
  2099. return rc;
  2100. }
  2101. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  2102. unsigned long data)
  2103. {
  2104. struct qeth_cmd_buffer *iob;
  2105. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  2106. iob = (struct qeth_cmd_buffer *) data;
  2107. memcpy(&card->token.ulp_connection_r,
  2108. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2109. QETH_MPC_TOKEN_LENGTH);
  2110. if (!strncmp("00S", QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  2111. 3)) {
  2112. QETH_DBF_TEXT(SETUP, 2, "olmlimit");
  2113. dev_err(&card->gdev->dev, "A connection could not be "
  2114. "established because of an OLM limit\n");
  2115. iob->rc = -EMLINK;
  2116. }
  2117. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  2118. return 0;
  2119. }
  2120. static int qeth_ulp_setup(struct qeth_card *card)
  2121. {
  2122. int rc;
  2123. __u16 temp;
  2124. struct qeth_cmd_buffer *iob;
  2125. struct ccw_dev_id dev_id;
  2126. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  2127. iob = qeth_wait_for_buffer(&card->write);
  2128. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  2129. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  2130. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2131. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  2132. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  2133. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  2134. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  2135. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  2136. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  2137. temp = (card->info.cula << 8) + card->info.unit_addr2;
  2138. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  2139. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  2140. qeth_ulp_setup_cb, NULL);
  2141. return rc;
  2142. }
  2143. static int qeth_init_qdio_out_buf(struct qeth_qdio_out_q *q, int bidx)
  2144. {
  2145. int rc;
  2146. struct qeth_qdio_out_buffer *newbuf;
  2147. rc = 0;
  2148. newbuf = kmem_cache_zalloc(qeth_qdio_outbuf_cache, GFP_ATOMIC);
  2149. if (!newbuf) {
  2150. rc = -ENOMEM;
  2151. goto out;
  2152. }
  2153. newbuf->buffer = q->qdio_bufs[bidx];
  2154. skb_queue_head_init(&newbuf->skb_list);
  2155. lockdep_set_class(&newbuf->skb_list.lock, &qdio_out_skb_queue_key);
  2156. newbuf->q = q;
  2157. newbuf->aob = NULL;
  2158. newbuf->next_pending = q->bufs[bidx];
  2159. atomic_set(&newbuf->state, QETH_QDIO_BUF_EMPTY);
  2160. q->bufs[bidx] = newbuf;
  2161. if (q->bufstates) {
  2162. q->bufstates[bidx].user = newbuf;
  2163. QETH_CARD_TEXT_(q->card, 2, "nbs%d", bidx);
  2164. QETH_CARD_TEXT_(q->card, 2, "%lx", (long) newbuf);
  2165. QETH_CARD_TEXT_(q->card, 2, "%lx",
  2166. (long) newbuf->next_pending);
  2167. }
  2168. out:
  2169. return rc;
  2170. }
  2171. static void qeth_free_qdio_out_buf(struct qeth_qdio_out_q *q)
  2172. {
  2173. if (!q)
  2174. return;
  2175. qdio_free_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q);
  2176. kfree(q);
  2177. }
  2178. static struct qeth_qdio_out_q *qeth_alloc_qdio_out_buf(void)
  2179. {
  2180. struct qeth_qdio_out_q *q = kzalloc(sizeof(*q), GFP_KERNEL);
  2181. if (!q)
  2182. return NULL;
  2183. if (qdio_alloc_buffers(q->qdio_bufs, QDIO_MAX_BUFFERS_PER_Q)) {
  2184. kfree(q);
  2185. return NULL;
  2186. }
  2187. return q;
  2188. }
  2189. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  2190. {
  2191. int i, j;
  2192. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  2193. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  2194. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  2195. return 0;
  2196. QETH_DBF_TEXT(SETUP, 2, "inq");
  2197. card->qdio.in_q = qeth_alloc_qdio_queue();
  2198. if (!card->qdio.in_q)
  2199. goto out_nomem;
  2200. /* inbound buffer pool */
  2201. if (qeth_alloc_buffer_pool(card))
  2202. goto out_freeinq;
  2203. /* outbound */
  2204. card->qdio.out_qs =
  2205. kzalloc(card->qdio.no_out_queues *
  2206. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  2207. if (!card->qdio.out_qs)
  2208. goto out_freepool;
  2209. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2210. card->qdio.out_qs[i] = qeth_alloc_qdio_out_buf();
  2211. if (!card->qdio.out_qs[i])
  2212. goto out_freeoutq;
  2213. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  2214. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  2215. card->qdio.out_qs[i]->queue_no = i;
  2216. /* give outbound qeth_qdio_buffers their qdio_buffers */
  2217. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2218. WARN_ON(card->qdio.out_qs[i]->bufs[j] != NULL);
  2219. if (qeth_init_qdio_out_buf(card->qdio.out_qs[i], j))
  2220. goto out_freeoutqbufs;
  2221. }
  2222. }
  2223. /* completion */
  2224. if (qeth_alloc_cq(card))
  2225. goto out_freeoutq;
  2226. return 0;
  2227. out_freeoutqbufs:
  2228. while (j > 0) {
  2229. --j;
  2230. kmem_cache_free(qeth_qdio_outbuf_cache,
  2231. card->qdio.out_qs[i]->bufs[j]);
  2232. card->qdio.out_qs[i]->bufs[j] = NULL;
  2233. }
  2234. out_freeoutq:
  2235. while (i > 0) {
  2236. qeth_free_qdio_out_buf(card->qdio.out_qs[--i]);
  2237. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2238. }
  2239. kfree(card->qdio.out_qs);
  2240. card->qdio.out_qs = NULL;
  2241. out_freepool:
  2242. qeth_free_buffer_pool(card);
  2243. out_freeinq:
  2244. qeth_free_qdio_queue(card->qdio.in_q);
  2245. card->qdio.in_q = NULL;
  2246. out_nomem:
  2247. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  2248. return -ENOMEM;
  2249. }
  2250. static void qeth_free_qdio_buffers(struct qeth_card *card)
  2251. {
  2252. int i, j;
  2253. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  2254. QETH_QDIO_UNINITIALIZED)
  2255. return;
  2256. qeth_free_cq(card);
  2257. cancel_delayed_work_sync(&card->buffer_reclaim_work);
  2258. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2259. if (card->qdio.in_q->bufs[j].rx_skb)
  2260. dev_kfree_skb_any(card->qdio.in_q->bufs[j].rx_skb);
  2261. }
  2262. qeth_free_qdio_queue(card->qdio.in_q);
  2263. card->qdio.in_q = NULL;
  2264. /* inbound buffer pool */
  2265. qeth_free_buffer_pool(card);
  2266. /* free outbound qdio_qs */
  2267. if (card->qdio.out_qs) {
  2268. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2269. qeth_clear_outq_buffers(card->qdio.out_qs[i], 1);
  2270. qeth_free_qdio_out_buf(card->qdio.out_qs[i]);
  2271. }
  2272. kfree(card->qdio.out_qs);
  2273. card->qdio.out_qs = NULL;
  2274. }
  2275. }
  2276. static void qeth_create_qib_param_field(struct qeth_card *card,
  2277. char *param_field)
  2278. {
  2279. param_field[0] = _ascebc['P'];
  2280. param_field[1] = _ascebc['C'];
  2281. param_field[2] = _ascebc['I'];
  2282. param_field[3] = _ascebc['T'];
  2283. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  2284. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  2285. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  2286. }
  2287. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  2288. char *param_field)
  2289. {
  2290. param_field[16] = _ascebc['B'];
  2291. param_field[17] = _ascebc['L'];
  2292. param_field[18] = _ascebc['K'];
  2293. param_field[19] = _ascebc['T'];
  2294. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  2295. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  2296. *((unsigned int *) (&param_field[28])) =
  2297. card->info.blkt.inter_packet_jumbo;
  2298. }
  2299. static int qeth_qdio_activate(struct qeth_card *card)
  2300. {
  2301. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  2302. return qdio_activate(CARD_DDEV(card));
  2303. }
  2304. static int qeth_dm_act(struct qeth_card *card)
  2305. {
  2306. int rc;
  2307. struct qeth_cmd_buffer *iob;
  2308. QETH_DBF_TEXT(SETUP, 2, "dmact");
  2309. iob = qeth_wait_for_buffer(&card->write);
  2310. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  2311. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  2312. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  2313. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  2314. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2315. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  2316. return rc;
  2317. }
  2318. static int qeth_mpc_initialize(struct qeth_card *card)
  2319. {
  2320. int rc;
  2321. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  2322. rc = qeth_issue_next_read(card);
  2323. if (rc) {
  2324. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2325. return rc;
  2326. }
  2327. rc = qeth_cm_enable(card);
  2328. if (rc) {
  2329. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2330. goto out_qdio;
  2331. }
  2332. rc = qeth_cm_setup(card);
  2333. if (rc) {
  2334. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  2335. goto out_qdio;
  2336. }
  2337. rc = qeth_ulp_enable(card);
  2338. if (rc) {
  2339. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  2340. goto out_qdio;
  2341. }
  2342. rc = qeth_ulp_setup(card);
  2343. if (rc) {
  2344. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2345. goto out_qdio;
  2346. }
  2347. rc = qeth_alloc_qdio_buffers(card);
  2348. if (rc) {
  2349. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  2350. goto out_qdio;
  2351. }
  2352. rc = qeth_qdio_establish(card);
  2353. if (rc) {
  2354. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  2355. qeth_free_qdio_buffers(card);
  2356. goto out_qdio;
  2357. }
  2358. rc = qeth_qdio_activate(card);
  2359. if (rc) {
  2360. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  2361. goto out_qdio;
  2362. }
  2363. rc = qeth_dm_act(card);
  2364. if (rc) {
  2365. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  2366. goto out_qdio;
  2367. }
  2368. return 0;
  2369. out_qdio:
  2370. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  2371. qdio_free(CARD_DDEV(card));
  2372. return rc;
  2373. }
  2374. void qeth_print_status_message(struct qeth_card *card)
  2375. {
  2376. switch (card->info.type) {
  2377. case QETH_CARD_TYPE_OSD:
  2378. case QETH_CARD_TYPE_OSM:
  2379. case QETH_CARD_TYPE_OSX:
  2380. /* VM will use a non-zero first character
  2381. * to indicate a HiperSockets like reporting
  2382. * of the level OSA sets the first character to zero
  2383. * */
  2384. if (!card->info.mcl_level[0]) {
  2385. sprintf(card->info.mcl_level, "%02x%02x",
  2386. card->info.mcl_level[2],
  2387. card->info.mcl_level[3]);
  2388. break;
  2389. }
  2390. /* fallthrough */
  2391. case QETH_CARD_TYPE_IQD:
  2392. if ((card->info.guestlan) ||
  2393. (card->info.mcl_level[0] & 0x80)) {
  2394. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2395. card->info.mcl_level[0]];
  2396. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2397. card->info.mcl_level[1]];
  2398. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2399. card->info.mcl_level[2]];
  2400. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2401. card->info.mcl_level[3]];
  2402. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2403. }
  2404. break;
  2405. default:
  2406. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2407. }
  2408. dev_info(&card->gdev->dev,
  2409. "Device is a%s card%s%s%s\nwith link type %s.\n",
  2410. qeth_get_cardname(card),
  2411. (card->info.mcl_level[0]) ? " (level: " : "",
  2412. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  2413. (card->info.mcl_level[0]) ? ")" : "",
  2414. qeth_get_cardname_short(card));
  2415. }
  2416. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2417. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2418. {
  2419. struct qeth_buffer_pool_entry *entry;
  2420. QETH_CARD_TEXT(card, 5, "inwrklst");
  2421. list_for_each_entry(entry,
  2422. &card->qdio.init_pool.entry_list, init_list) {
  2423. qeth_put_buffer_pool_entry(card, entry);
  2424. }
  2425. }
  2426. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2427. struct qeth_card *card)
  2428. {
  2429. struct list_head *plh;
  2430. struct qeth_buffer_pool_entry *entry;
  2431. int i, free;
  2432. struct page *page;
  2433. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2434. return NULL;
  2435. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2436. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2437. free = 1;
  2438. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2439. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2440. free = 0;
  2441. break;
  2442. }
  2443. }
  2444. if (free) {
  2445. list_del_init(&entry->list);
  2446. return entry;
  2447. }
  2448. }
  2449. /* no free buffer in pool so take first one and swap pages */
  2450. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2451. struct qeth_buffer_pool_entry, list);
  2452. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2453. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2454. page = alloc_page(GFP_ATOMIC);
  2455. if (!page) {
  2456. return NULL;
  2457. } else {
  2458. free_page((unsigned long)entry->elements[i]);
  2459. entry->elements[i] = page_address(page);
  2460. if (card->options.performance_stats)
  2461. card->perf_stats.sg_alloc_page_rx++;
  2462. }
  2463. }
  2464. }
  2465. list_del_init(&entry->list);
  2466. return entry;
  2467. }
  2468. static int qeth_init_input_buffer(struct qeth_card *card,
  2469. struct qeth_qdio_buffer *buf)
  2470. {
  2471. struct qeth_buffer_pool_entry *pool_entry;
  2472. int i;
  2473. if ((card->options.cq == QETH_CQ_ENABLED) && (!buf->rx_skb)) {
  2474. buf->rx_skb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  2475. if (!buf->rx_skb)
  2476. return 1;
  2477. }
  2478. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2479. if (!pool_entry)
  2480. return 1;
  2481. /*
  2482. * since the buffer is accessed only from the input_tasklet
  2483. * there shouldn't be a need to synchronize; also, since we use
  2484. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2485. * buffers
  2486. */
  2487. buf->pool_entry = pool_entry;
  2488. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2489. buf->buffer->element[i].length = PAGE_SIZE;
  2490. buf->buffer->element[i].addr = pool_entry->elements[i];
  2491. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2492. buf->buffer->element[i].eflags = SBAL_EFLAGS_LAST_ENTRY;
  2493. else
  2494. buf->buffer->element[i].eflags = 0;
  2495. buf->buffer->element[i].sflags = 0;
  2496. }
  2497. return 0;
  2498. }
  2499. int qeth_init_qdio_queues(struct qeth_card *card)
  2500. {
  2501. int i, j;
  2502. int rc;
  2503. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2504. /* inbound queue */
  2505. qdio_reset_buffers(card->qdio.in_q->qdio_bufs,
  2506. QDIO_MAX_BUFFERS_PER_Q);
  2507. qeth_initialize_working_pool_list(card);
  2508. /*give only as many buffers to hardware as we have buffer pool entries*/
  2509. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2510. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2511. card->qdio.in_q->next_buf_to_init =
  2512. card->qdio.in_buf_pool.buf_count - 1;
  2513. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2514. card->qdio.in_buf_pool.buf_count - 1);
  2515. if (rc) {
  2516. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2517. return rc;
  2518. }
  2519. /* completion */
  2520. rc = qeth_cq_init(card);
  2521. if (rc) {
  2522. return rc;
  2523. }
  2524. /* outbound queue */
  2525. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2526. qdio_reset_buffers(card->qdio.out_qs[i]->qdio_bufs,
  2527. QDIO_MAX_BUFFERS_PER_Q);
  2528. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2529. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2530. card->qdio.out_qs[i]->bufs[j],
  2531. QETH_QDIO_BUF_EMPTY);
  2532. }
  2533. card->qdio.out_qs[i]->card = card;
  2534. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2535. card->qdio.out_qs[i]->do_pack = 0;
  2536. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2537. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2538. atomic_set(&card->qdio.out_qs[i]->state,
  2539. QETH_OUT_Q_UNLOCKED);
  2540. }
  2541. return 0;
  2542. }
  2543. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2544. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2545. {
  2546. switch (link_type) {
  2547. case QETH_LINK_TYPE_HSTR:
  2548. return 2;
  2549. default:
  2550. return 1;
  2551. }
  2552. }
  2553. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2554. struct qeth_ipa_cmd *cmd, __u8 command,
  2555. enum qeth_prot_versions prot)
  2556. {
  2557. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2558. cmd->hdr.command = command;
  2559. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2560. cmd->hdr.seqno = card->seqno.ipa;
  2561. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2562. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2563. if (card->options.layer2)
  2564. cmd->hdr.prim_version_no = 2;
  2565. else
  2566. cmd->hdr.prim_version_no = 1;
  2567. cmd->hdr.param_count = 1;
  2568. cmd->hdr.prot_version = prot;
  2569. cmd->hdr.ipa_supported = 0;
  2570. cmd->hdr.ipa_enabled = 0;
  2571. }
  2572. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2573. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2574. {
  2575. struct qeth_cmd_buffer *iob;
  2576. struct qeth_ipa_cmd *cmd;
  2577. iob = qeth_get_buffer(&card->write);
  2578. if (iob) {
  2579. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2580. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2581. } else {
  2582. dev_warn(&card->gdev->dev,
  2583. "The qeth driver ran out of channel command buffers\n");
  2584. QETH_DBF_MESSAGE(1, "%s The qeth driver ran out of channel command buffers",
  2585. dev_name(&card->gdev->dev));
  2586. }
  2587. return iob;
  2588. }
  2589. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2590. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2591. char prot_type)
  2592. {
  2593. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2594. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2595. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2596. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2597. }
  2598. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2599. /**
  2600. * qeth_send_ipa_cmd() - send an IPA command
  2601. *
  2602. * See qeth_send_control_data() for explanation of the arguments.
  2603. */
  2604. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2605. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2606. unsigned long),
  2607. void *reply_param)
  2608. {
  2609. int rc;
  2610. char prot_type;
  2611. QETH_CARD_TEXT(card, 4, "sendipa");
  2612. if (card->options.layer2)
  2613. if (card->info.type == QETH_CARD_TYPE_OSN)
  2614. prot_type = QETH_PROT_OSN2;
  2615. else
  2616. prot_type = QETH_PROT_LAYER2;
  2617. else
  2618. prot_type = QETH_PROT_TCPIP;
  2619. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2620. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2621. iob, reply_cb, reply_param);
  2622. if (rc == -ETIME) {
  2623. qeth_clear_ipacmd_list(card);
  2624. qeth_schedule_recovery(card);
  2625. }
  2626. return rc;
  2627. }
  2628. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2629. static int qeth_send_startlan(struct qeth_card *card)
  2630. {
  2631. int rc;
  2632. struct qeth_cmd_buffer *iob;
  2633. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2634. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_STARTLAN, 0);
  2635. if (!iob)
  2636. return -ENOMEM;
  2637. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2638. return rc;
  2639. }
  2640. static int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2641. struct qeth_reply *reply, unsigned long data)
  2642. {
  2643. struct qeth_ipa_cmd *cmd;
  2644. QETH_CARD_TEXT(card, 4, "defadpcb");
  2645. cmd = (struct qeth_ipa_cmd *) data;
  2646. if (cmd->hdr.return_code == 0)
  2647. cmd->hdr.return_code =
  2648. cmd->data.setadapterparms.hdr.return_code;
  2649. return 0;
  2650. }
  2651. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2652. struct qeth_reply *reply, unsigned long data)
  2653. {
  2654. struct qeth_ipa_cmd *cmd;
  2655. QETH_CARD_TEXT(card, 3, "quyadpcb");
  2656. cmd = (struct qeth_ipa_cmd *) data;
  2657. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f) {
  2658. card->info.link_type =
  2659. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2660. QETH_DBF_TEXT_(SETUP, 2, "lnk %d", card->info.link_type);
  2661. }
  2662. card->options.adp.supported_funcs =
  2663. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2664. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2665. }
  2666. static struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2667. __u32 command, __u32 cmdlen)
  2668. {
  2669. struct qeth_cmd_buffer *iob;
  2670. struct qeth_ipa_cmd *cmd;
  2671. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2672. QETH_PROT_IPV4);
  2673. if (iob) {
  2674. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2675. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2676. cmd->data.setadapterparms.hdr.command_code = command;
  2677. cmd->data.setadapterparms.hdr.used_total = 1;
  2678. cmd->data.setadapterparms.hdr.seq_no = 1;
  2679. }
  2680. return iob;
  2681. }
  2682. int qeth_query_setadapterparms(struct qeth_card *card)
  2683. {
  2684. int rc;
  2685. struct qeth_cmd_buffer *iob;
  2686. QETH_CARD_TEXT(card, 3, "queryadp");
  2687. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2688. sizeof(struct qeth_ipacmd_setadpparms));
  2689. if (!iob)
  2690. return -ENOMEM;
  2691. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2692. return rc;
  2693. }
  2694. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2695. static int qeth_query_ipassists_cb(struct qeth_card *card,
  2696. struct qeth_reply *reply, unsigned long data)
  2697. {
  2698. struct qeth_ipa_cmd *cmd;
  2699. QETH_DBF_TEXT(SETUP, 2, "qipasscb");
  2700. cmd = (struct qeth_ipa_cmd *) data;
  2701. switch (cmd->hdr.return_code) {
  2702. case IPA_RC_NOTSUPP:
  2703. case IPA_RC_L2_UNSUPPORTED_CMD:
  2704. QETH_DBF_TEXT(SETUP, 2, "ipaunsup");
  2705. card->options.ipa4.supported_funcs |= IPA_SETADAPTERPARMS;
  2706. card->options.ipa6.supported_funcs |= IPA_SETADAPTERPARMS;
  2707. return -0;
  2708. default:
  2709. if (cmd->hdr.return_code) {
  2710. QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Unhandled "
  2711. "rc=%d\n",
  2712. dev_name(&card->gdev->dev),
  2713. cmd->hdr.return_code);
  2714. return 0;
  2715. }
  2716. }
  2717. if (cmd->hdr.prot_version == QETH_PROT_IPV4) {
  2718. card->options.ipa4.supported_funcs = cmd->hdr.ipa_supported;
  2719. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  2720. } else if (cmd->hdr.prot_version == QETH_PROT_IPV6) {
  2721. card->options.ipa6.supported_funcs = cmd->hdr.ipa_supported;
  2722. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  2723. } else
  2724. QETH_DBF_MESSAGE(1, "%s IPA_CMD_QIPASSIST: Flawed LIC detected"
  2725. "\n", dev_name(&card->gdev->dev));
  2726. return 0;
  2727. }
  2728. int qeth_query_ipassists(struct qeth_card *card, enum qeth_prot_versions prot)
  2729. {
  2730. int rc;
  2731. struct qeth_cmd_buffer *iob;
  2732. QETH_DBF_TEXT_(SETUP, 2, "qipassi%i", prot);
  2733. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_QIPASSIST, prot);
  2734. if (!iob)
  2735. return -ENOMEM;
  2736. rc = qeth_send_ipa_cmd(card, iob, qeth_query_ipassists_cb, NULL);
  2737. return rc;
  2738. }
  2739. EXPORT_SYMBOL_GPL(qeth_query_ipassists);
  2740. static int qeth_query_switch_attributes_cb(struct qeth_card *card,
  2741. struct qeth_reply *reply, unsigned long data)
  2742. {
  2743. struct qeth_ipa_cmd *cmd;
  2744. struct qeth_switch_info *sw_info;
  2745. struct qeth_query_switch_attributes *attrs;
  2746. QETH_CARD_TEXT(card, 2, "qswiatcb");
  2747. cmd = (struct qeth_ipa_cmd *) data;
  2748. sw_info = (struct qeth_switch_info *)reply->param;
  2749. if (cmd->data.setadapterparms.hdr.return_code == 0) {
  2750. attrs = &cmd->data.setadapterparms.data.query_switch_attributes;
  2751. sw_info->capabilities = attrs->capabilities;
  2752. sw_info->settings = attrs->settings;
  2753. QETH_CARD_TEXT_(card, 2, "%04x%04x", sw_info->capabilities,
  2754. sw_info->settings);
  2755. }
  2756. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  2757. return 0;
  2758. }
  2759. int qeth_query_switch_attributes(struct qeth_card *card,
  2760. struct qeth_switch_info *sw_info)
  2761. {
  2762. struct qeth_cmd_buffer *iob;
  2763. QETH_CARD_TEXT(card, 2, "qswiattr");
  2764. if (!qeth_adp_supported(card, IPA_SETADP_QUERY_SWITCH_ATTRIBUTES))
  2765. return -EOPNOTSUPP;
  2766. if (!netif_carrier_ok(card->dev))
  2767. return -ENOMEDIUM;
  2768. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_SWITCH_ATTRIBUTES,
  2769. sizeof(struct qeth_ipacmd_setadpparms_hdr));
  2770. if (!iob)
  2771. return -ENOMEM;
  2772. return qeth_send_ipa_cmd(card, iob,
  2773. qeth_query_switch_attributes_cb, sw_info);
  2774. }
  2775. EXPORT_SYMBOL_GPL(qeth_query_switch_attributes);
  2776. static int qeth_query_setdiagass_cb(struct qeth_card *card,
  2777. struct qeth_reply *reply, unsigned long data)
  2778. {
  2779. struct qeth_ipa_cmd *cmd;
  2780. __u16 rc;
  2781. cmd = (struct qeth_ipa_cmd *)data;
  2782. rc = cmd->hdr.return_code;
  2783. if (rc)
  2784. QETH_CARD_TEXT_(card, 2, "diagq:%x", rc);
  2785. else
  2786. card->info.diagass_support = cmd->data.diagass.ext;
  2787. return 0;
  2788. }
  2789. static int qeth_query_setdiagass(struct qeth_card *card)
  2790. {
  2791. struct qeth_cmd_buffer *iob;
  2792. struct qeth_ipa_cmd *cmd;
  2793. QETH_DBF_TEXT(SETUP, 2, "qdiagass");
  2794. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2795. if (!iob)
  2796. return -ENOMEM;
  2797. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2798. cmd->data.diagass.subcmd_len = 16;
  2799. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_QUERY;
  2800. return qeth_send_ipa_cmd(card, iob, qeth_query_setdiagass_cb, NULL);
  2801. }
  2802. static void qeth_get_trap_id(struct qeth_card *card, struct qeth_trap_id *tid)
  2803. {
  2804. unsigned long info = get_zeroed_page(GFP_KERNEL);
  2805. struct sysinfo_2_2_2 *info222 = (struct sysinfo_2_2_2 *)info;
  2806. struct sysinfo_3_2_2 *info322 = (struct sysinfo_3_2_2 *)info;
  2807. struct ccw_dev_id ccwid;
  2808. int level;
  2809. tid->chpid = card->info.chpid;
  2810. ccw_device_get_id(CARD_RDEV(card), &ccwid);
  2811. tid->ssid = ccwid.ssid;
  2812. tid->devno = ccwid.devno;
  2813. if (!info)
  2814. return;
  2815. level = stsi(NULL, 0, 0, 0);
  2816. if ((level >= 2) && (stsi(info222, 2, 2, 2) == 0))
  2817. tid->lparnr = info222->lpar_number;
  2818. if ((level >= 3) && (stsi(info322, 3, 2, 2) == 0)) {
  2819. EBCASC(info322->vm[0].name, sizeof(info322->vm[0].name));
  2820. memcpy(tid->vmname, info322->vm[0].name, sizeof(tid->vmname));
  2821. }
  2822. free_page(info);
  2823. return;
  2824. }
  2825. static int qeth_hw_trap_cb(struct qeth_card *card,
  2826. struct qeth_reply *reply, unsigned long data)
  2827. {
  2828. struct qeth_ipa_cmd *cmd;
  2829. __u16 rc;
  2830. cmd = (struct qeth_ipa_cmd *)data;
  2831. rc = cmd->hdr.return_code;
  2832. if (rc)
  2833. QETH_CARD_TEXT_(card, 2, "trapc:%x", rc);
  2834. return 0;
  2835. }
  2836. int qeth_hw_trap(struct qeth_card *card, enum qeth_diags_trap_action action)
  2837. {
  2838. struct qeth_cmd_buffer *iob;
  2839. struct qeth_ipa_cmd *cmd;
  2840. QETH_DBF_TEXT(SETUP, 2, "diagtrap");
  2841. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SET_DIAG_ASS, 0);
  2842. if (!iob)
  2843. return -ENOMEM;
  2844. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2845. cmd->data.diagass.subcmd_len = 80;
  2846. cmd->data.diagass.subcmd = QETH_DIAGS_CMD_TRAP;
  2847. cmd->data.diagass.type = 1;
  2848. cmd->data.diagass.action = action;
  2849. switch (action) {
  2850. case QETH_DIAGS_TRAP_ARM:
  2851. cmd->data.diagass.options = 0x0003;
  2852. cmd->data.diagass.ext = 0x00010000 +
  2853. sizeof(struct qeth_trap_id);
  2854. qeth_get_trap_id(card,
  2855. (struct qeth_trap_id *)cmd->data.diagass.cdata);
  2856. break;
  2857. case QETH_DIAGS_TRAP_DISARM:
  2858. cmd->data.diagass.options = 0x0001;
  2859. break;
  2860. case QETH_DIAGS_TRAP_CAPTURE:
  2861. break;
  2862. }
  2863. return qeth_send_ipa_cmd(card, iob, qeth_hw_trap_cb, NULL);
  2864. }
  2865. EXPORT_SYMBOL_GPL(qeth_hw_trap);
  2866. int qeth_check_qdio_errors(struct qeth_card *card, struct qdio_buffer *buf,
  2867. unsigned int qdio_error, const char *dbftext)
  2868. {
  2869. if (qdio_error) {
  2870. QETH_CARD_TEXT(card, 2, dbftext);
  2871. QETH_CARD_TEXT_(card, 2, " F15=%02X",
  2872. buf->element[15].sflags);
  2873. QETH_CARD_TEXT_(card, 2, " F14=%02X",
  2874. buf->element[14].sflags);
  2875. QETH_CARD_TEXT_(card, 2, " qerr=%X", qdio_error);
  2876. if ((buf->element[15].sflags) == 0x12) {
  2877. card->stats.rx_dropped++;
  2878. return 0;
  2879. } else
  2880. return 1;
  2881. }
  2882. return 0;
  2883. }
  2884. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2885. static void qeth_buffer_reclaim_work(struct work_struct *work)
  2886. {
  2887. struct qeth_card *card = container_of(work, struct qeth_card,
  2888. buffer_reclaim_work.work);
  2889. QETH_CARD_TEXT_(card, 2, "brw:%x", card->reclaim_index);
  2890. qeth_queue_input_buffer(card, card->reclaim_index);
  2891. }
  2892. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2893. {
  2894. struct qeth_qdio_q *queue = card->qdio.in_q;
  2895. struct list_head *lh;
  2896. int count;
  2897. int i;
  2898. int rc;
  2899. int newcount = 0;
  2900. count = (index < queue->next_buf_to_init)?
  2901. card->qdio.in_buf_pool.buf_count -
  2902. (queue->next_buf_to_init - index) :
  2903. card->qdio.in_buf_pool.buf_count -
  2904. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2905. /* only requeue at a certain threshold to avoid SIGAs */
  2906. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2907. for (i = queue->next_buf_to_init;
  2908. i < queue->next_buf_to_init + count; ++i) {
  2909. if (qeth_init_input_buffer(card,
  2910. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2911. break;
  2912. } else {
  2913. newcount++;
  2914. }
  2915. }
  2916. if (newcount < count) {
  2917. /* we are in memory shortage so we switch back to
  2918. traditional skb allocation and drop packages */
  2919. atomic_set(&card->force_alloc_skb, 3);
  2920. count = newcount;
  2921. } else {
  2922. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2923. }
  2924. if (!count) {
  2925. i = 0;
  2926. list_for_each(lh, &card->qdio.in_buf_pool.entry_list)
  2927. i++;
  2928. if (i == card->qdio.in_buf_pool.buf_count) {
  2929. QETH_CARD_TEXT(card, 2, "qsarbw");
  2930. card->reclaim_index = index;
  2931. schedule_delayed_work(
  2932. &card->buffer_reclaim_work,
  2933. QETH_RECLAIM_WORK_TIME);
  2934. }
  2935. return;
  2936. }
  2937. /*
  2938. * according to old code it should be avoided to requeue all
  2939. * 128 buffers in order to benefit from PCI avoidance.
  2940. * this function keeps at least one buffer (the buffer at
  2941. * 'index') un-requeued -> this buffer is the first buffer that
  2942. * will be requeued the next time
  2943. */
  2944. if (card->options.performance_stats) {
  2945. card->perf_stats.inbound_do_qdio_cnt++;
  2946. card->perf_stats.inbound_do_qdio_start_time =
  2947. qeth_get_micros();
  2948. }
  2949. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2950. queue->next_buf_to_init, count);
  2951. if (card->options.performance_stats)
  2952. card->perf_stats.inbound_do_qdio_time +=
  2953. qeth_get_micros() -
  2954. card->perf_stats.inbound_do_qdio_start_time;
  2955. if (rc) {
  2956. QETH_CARD_TEXT(card, 2, "qinberr");
  2957. }
  2958. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2959. QDIO_MAX_BUFFERS_PER_Q;
  2960. }
  2961. }
  2962. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2963. static int qeth_handle_send_error(struct qeth_card *card,
  2964. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2965. {
  2966. int sbalf15 = buffer->buffer->element[15].sflags;
  2967. QETH_CARD_TEXT(card, 6, "hdsnderr");
  2968. if (card->info.type == QETH_CARD_TYPE_IQD) {
  2969. if (sbalf15 == 0) {
  2970. qdio_err = 0;
  2971. } else {
  2972. qdio_err = 1;
  2973. }
  2974. }
  2975. qeth_check_qdio_errors(card, buffer->buffer, qdio_err, "qouterr");
  2976. if (!qdio_err)
  2977. return QETH_SEND_ERROR_NONE;
  2978. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2979. return QETH_SEND_ERROR_RETRY;
  2980. QETH_CARD_TEXT(card, 1, "lnkfail");
  2981. QETH_CARD_TEXT_(card, 1, "%04x %02x",
  2982. (u16)qdio_err, (u8)sbalf15);
  2983. return QETH_SEND_ERROR_LINK_FAILURE;
  2984. }
  2985. /*
  2986. * Switched to packing state if the number of used buffers on a queue
  2987. * reaches a certain limit.
  2988. */
  2989. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2990. {
  2991. if (!queue->do_pack) {
  2992. if (atomic_read(&queue->used_buffers)
  2993. >= QETH_HIGH_WATERMARK_PACK){
  2994. /* switch non-PACKING -> PACKING */
  2995. QETH_CARD_TEXT(queue->card, 6, "np->pack");
  2996. if (queue->card->options.performance_stats)
  2997. queue->card->perf_stats.sc_dp_p++;
  2998. queue->do_pack = 1;
  2999. }
  3000. }
  3001. }
  3002. /*
  3003. * Switches from packing to non-packing mode. If there is a packing
  3004. * buffer on the queue this buffer will be prepared to be flushed.
  3005. * In that case 1 is returned to inform the caller. If no buffer
  3006. * has to be flushed, zero is returned.
  3007. */
  3008. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  3009. {
  3010. struct qeth_qdio_out_buffer *buffer;
  3011. int flush_count = 0;
  3012. if (queue->do_pack) {
  3013. if (atomic_read(&queue->used_buffers)
  3014. <= QETH_LOW_WATERMARK_PACK) {
  3015. /* switch PACKING -> non-PACKING */
  3016. QETH_CARD_TEXT(queue->card, 6, "pack->np");
  3017. if (queue->card->options.performance_stats)
  3018. queue->card->perf_stats.sc_p_dp++;
  3019. queue->do_pack = 0;
  3020. /* flush packing buffers */
  3021. buffer = queue->bufs[queue->next_buf_to_fill];
  3022. if ((atomic_read(&buffer->state) ==
  3023. QETH_QDIO_BUF_EMPTY) &&
  3024. (buffer->next_element_to_fill > 0)) {
  3025. atomic_set(&buffer->state,
  3026. QETH_QDIO_BUF_PRIMED);
  3027. flush_count++;
  3028. queue->next_buf_to_fill =
  3029. (queue->next_buf_to_fill + 1) %
  3030. QDIO_MAX_BUFFERS_PER_Q;
  3031. }
  3032. }
  3033. }
  3034. return flush_count;
  3035. }
  3036. /*
  3037. * Called to flush a packing buffer if no more pci flags are on the queue.
  3038. * Checks if there is a packing buffer and prepares it to be flushed.
  3039. * In that case returns 1, otherwise zero.
  3040. */
  3041. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  3042. {
  3043. struct qeth_qdio_out_buffer *buffer;
  3044. buffer = queue->bufs[queue->next_buf_to_fill];
  3045. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  3046. (buffer->next_element_to_fill > 0)) {
  3047. /* it's a packing buffer */
  3048. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3049. queue->next_buf_to_fill =
  3050. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  3051. return 1;
  3052. }
  3053. return 0;
  3054. }
  3055. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  3056. int count)
  3057. {
  3058. struct qeth_qdio_out_buffer *buf;
  3059. int rc;
  3060. int i;
  3061. unsigned int qdio_flags;
  3062. for (i = index; i < index + count; ++i) {
  3063. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3064. buf = queue->bufs[bidx];
  3065. buf->buffer->element[buf->next_element_to_fill - 1].eflags |=
  3066. SBAL_EFLAGS_LAST_ENTRY;
  3067. if (queue->bufstates)
  3068. queue->bufstates[bidx].user = buf;
  3069. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  3070. continue;
  3071. if (!queue->do_pack) {
  3072. if ((atomic_read(&queue->used_buffers) >=
  3073. (QETH_HIGH_WATERMARK_PACK -
  3074. QETH_WATERMARK_PACK_FUZZ)) &&
  3075. !atomic_read(&queue->set_pci_flags_count)) {
  3076. /* it's likely that we'll go to packing
  3077. * mode soon */
  3078. atomic_inc(&queue->set_pci_flags_count);
  3079. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  3080. }
  3081. } else {
  3082. if (!atomic_read(&queue->set_pci_flags_count)) {
  3083. /*
  3084. * there's no outstanding PCI any more, so we
  3085. * have to request a PCI to be sure the the PCI
  3086. * will wake at some time in the future then we
  3087. * can flush packed buffers that might still be
  3088. * hanging around, which can happen if no
  3089. * further send was requested by the stack
  3090. */
  3091. atomic_inc(&queue->set_pci_flags_count);
  3092. buf->buffer->element[0].sflags |= SBAL_SFLAGS0_PCI_REQ;
  3093. }
  3094. }
  3095. }
  3096. netif_trans_update(queue->card->dev);
  3097. if (queue->card->options.performance_stats) {
  3098. queue->card->perf_stats.outbound_do_qdio_cnt++;
  3099. queue->card->perf_stats.outbound_do_qdio_start_time =
  3100. qeth_get_micros();
  3101. }
  3102. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  3103. if (atomic_read(&queue->set_pci_flags_count))
  3104. qdio_flags |= QDIO_FLAG_PCI_OUT;
  3105. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  3106. queue->queue_no, index, count);
  3107. if (queue->card->options.performance_stats)
  3108. queue->card->perf_stats.outbound_do_qdio_time +=
  3109. qeth_get_micros() -
  3110. queue->card->perf_stats.outbound_do_qdio_start_time;
  3111. atomic_add(count, &queue->used_buffers);
  3112. if (rc) {
  3113. queue->card->stats.tx_errors += count;
  3114. /* ignore temporary SIGA errors without busy condition */
  3115. if (rc == -ENOBUFS)
  3116. return;
  3117. QETH_CARD_TEXT(queue->card, 2, "flushbuf");
  3118. QETH_CARD_TEXT_(queue->card, 2, " q%d", queue->queue_no);
  3119. QETH_CARD_TEXT_(queue->card, 2, " idx%d", index);
  3120. QETH_CARD_TEXT_(queue->card, 2, " c%d", count);
  3121. QETH_CARD_TEXT_(queue->card, 2, " err%d", rc);
  3122. /* this must not happen under normal circumstances. if it
  3123. * happens something is really wrong -> recover */
  3124. qeth_schedule_recovery(queue->card);
  3125. return;
  3126. }
  3127. if (queue->card->options.performance_stats)
  3128. queue->card->perf_stats.bufs_sent += count;
  3129. }
  3130. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  3131. {
  3132. int index;
  3133. int flush_cnt = 0;
  3134. int q_was_packing = 0;
  3135. /*
  3136. * check if weed have to switch to non-packing mode or if
  3137. * we have to get a pci flag out on the queue
  3138. */
  3139. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  3140. !atomic_read(&queue->set_pci_flags_count)) {
  3141. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  3142. QETH_OUT_Q_UNLOCKED) {
  3143. /*
  3144. * If we get in here, there was no action in
  3145. * do_send_packet. So, we check if there is a
  3146. * packing buffer to be flushed here.
  3147. */
  3148. netif_stop_queue(queue->card->dev);
  3149. index = queue->next_buf_to_fill;
  3150. q_was_packing = queue->do_pack;
  3151. /* queue->do_pack may change */
  3152. barrier();
  3153. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  3154. if (!flush_cnt &&
  3155. !atomic_read(&queue->set_pci_flags_count))
  3156. flush_cnt +=
  3157. qeth_flush_buffers_on_no_pci(queue);
  3158. if (queue->card->options.performance_stats &&
  3159. q_was_packing)
  3160. queue->card->perf_stats.bufs_sent_pack +=
  3161. flush_cnt;
  3162. if (flush_cnt)
  3163. qeth_flush_buffers(queue, index, flush_cnt);
  3164. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3165. }
  3166. }
  3167. }
  3168. void qeth_qdio_start_poll(struct ccw_device *ccwdev, int queue,
  3169. unsigned long card_ptr)
  3170. {
  3171. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3172. if (card->dev && (card->dev->flags & IFF_UP))
  3173. napi_schedule(&card->napi);
  3174. }
  3175. EXPORT_SYMBOL_GPL(qeth_qdio_start_poll);
  3176. int qeth_configure_cq(struct qeth_card *card, enum qeth_cq cq)
  3177. {
  3178. int rc;
  3179. if (card->options.cq == QETH_CQ_NOTAVAILABLE) {
  3180. rc = -1;
  3181. goto out;
  3182. } else {
  3183. if (card->options.cq == cq) {
  3184. rc = 0;
  3185. goto out;
  3186. }
  3187. if (card->state != CARD_STATE_DOWN &&
  3188. card->state != CARD_STATE_RECOVER) {
  3189. rc = -1;
  3190. goto out;
  3191. }
  3192. qeth_free_qdio_buffers(card);
  3193. card->options.cq = cq;
  3194. rc = 0;
  3195. }
  3196. out:
  3197. return rc;
  3198. }
  3199. EXPORT_SYMBOL_GPL(qeth_configure_cq);
  3200. static void qeth_qdio_cq_handler(struct qeth_card *card,
  3201. unsigned int qdio_err,
  3202. unsigned int queue, int first_element, int count) {
  3203. struct qeth_qdio_q *cq = card->qdio.c_q;
  3204. int i;
  3205. int rc;
  3206. if (!qeth_is_cq(card, queue))
  3207. goto out;
  3208. QETH_CARD_TEXT_(card, 5, "qcqhe%d", first_element);
  3209. QETH_CARD_TEXT_(card, 5, "qcqhc%d", count);
  3210. QETH_CARD_TEXT_(card, 5, "qcqherr%d", qdio_err);
  3211. if (qdio_err) {
  3212. netif_stop_queue(card->dev);
  3213. qeth_schedule_recovery(card);
  3214. goto out;
  3215. }
  3216. if (card->options.performance_stats) {
  3217. card->perf_stats.cq_cnt++;
  3218. card->perf_stats.cq_start_time = qeth_get_micros();
  3219. }
  3220. for (i = first_element; i < first_element + count; ++i) {
  3221. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3222. struct qdio_buffer *buffer = cq->qdio_bufs[bidx];
  3223. int e;
  3224. e = 0;
  3225. while ((e < QDIO_MAX_ELEMENTS_PER_BUFFER) &&
  3226. buffer->element[e].addr) {
  3227. unsigned long phys_aob_addr;
  3228. phys_aob_addr = (unsigned long) buffer->element[e].addr;
  3229. qeth_qdio_handle_aob(card, phys_aob_addr);
  3230. buffer->element[e].addr = NULL;
  3231. buffer->element[e].eflags = 0;
  3232. buffer->element[e].sflags = 0;
  3233. buffer->element[e].length = 0;
  3234. ++e;
  3235. }
  3236. buffer->element[15].eflags = 0;
  3237. buffer->element[15].sflags = 0;
  3238. }
  3239. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, queue,
  3240. card->qdio.c_q->next_buf_to_init,
  3241. count);
  3242. if (rc) {
  3243. dev_warn(&card->gdev->dev,
  3244. "QDIO reported an error, rc=%i\n", rc);
  3245. QETH_CARD_TEXT(card, 2, "qcqherr");
  3246. }
  3247. card->qdio.c_q->next_buf_to_init = (card->qdio.c_q->next_buf_to_init
  3248. + count) % QDIO_MAX_BUFFERS_PER_Q;
  3249. netif_wake_queue(card->dev);
  3250. if (card->options.performance_stats) {
  3251. int delta_t = qeth_get_micros();
  3252. delta_t -= card->perf_stats.cq_start_time;
  3253. card->perf_stats.cq_time += delta_t;
  3254. }
  3255. out:
  3256. return;
  3257. }
  3258. void qeth_qdio_input_handler(struct ccw_device *ccwdev, unsigned int qdio_err,
  3259. unsigned int queue, int first_elem, int count,
  3260. unsigned long card_ptr)
  3261. {
  3262. struct qeth_card *card = (struct qeth_card *)card_ptr;
  3263. QETH_CARD_TEXT_(card, 2, "qihq%d", queue);
  3264. QETH_CARD_TEXT_(card, 2, "qiec%d", qdio_err);
  3265. if (qeth_is_cq(card, queue))
  3266. qeth_qdio_cq_handler(card, qdio_err, queue, first_elem, count);
  3267. else if (qdio_err)
  3268. qeth_schedule_recovery(card);
  3269. }
  3270. EXPORT_SYMBOL_GPL(qeth_qdio_input_handler);
  3271. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  3272. unsigned int qdio_error, int __queue, int first_element,
  3273. int count, unsigned long card_ptr)
  3274. {
  3275. struct qeth_card *card = (struct qeth_card *) card_ptr;
  3276. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  3277. struct qeth_qdio_out_buffer *buffer;
  3278. int i;
  3279. QETH_CARD_TEXT(card, 6, "qdouhdl");
  3280. if (qdio_error & QDIO_ERROR_FATAL) {
  3281. QETH_CARD_TEXT(card, 2, "achkcond");
  3282. netif_stop_queue(card->dev);
  3283. qeth_schedule_recovery(card);
  3284. return;
  3285. }
  3286. if (card->options.performance_stats) {
  3287. card->perf_stats.outbound_handler_cnt++;
  3288. card->perf_stats.outbound_handler_start_time =
  3289. qeth_get_micros();
  3290. }
  3291. for (i = first_element; i < (first_element + count); ++i) {
  3292. int bidx = i % QDIO_MAX_BUFFERS_PER_Q;
  3293. buffer = queue->bufs[bidx];
  3294. qeth_handle_send_error(card, buffer, qdio_error);
  3295. if (queue->bufstates &&
  3296. (queue->bufstates[bidx].flags &
  3297. QDIO_OUTBUF_STATE_FLAG_PENDING) != 0) {
  3298. WARN_ON_ONCE(card->options.cq != QETH_CQ_ENABLED);
  3299. if (atomic_cmpxchg(&buffer->state,
  3300. QETH_QDIO_BUF_PRIMED,
  3301. QETH_QDIO_BUF_PENDING) ==
  3302. QETH_QDIO_BUF_PRIMED) {
  3303. qeth_notify_skbs(queue, buffer,
  3304. TX_NOTIFY_PENDING);
  3305. }
  3306. buffer->aob = queue->bufstates[bidx].aob;
  3307. QETH_CARD_TEXT_(queue->card, 5, "pel%d", bidx);
  3308. QETH_CARD_TEXT(queue->card, 5, "aob");
  3309. QETH_CARD_TEXT_(queue->card, 5, "%lx",
  3310. virt_to_phys(buffer->aob));
  3311. if (qeth_init_qdio_out_buf(queue, bidx)) {
  3312. QETH_CARD_TEXT(card, 2, "outofbuf");
  3313. qeth_schedule_recovery(card);
  3314. }
  3315. } else {
  3316. if (card->options.cq == QETH_CQ_ENABLED) {
  3317. enum iucv_tx_notify n;
  3318. n = qeth_compute_cq_notification(
  3319. buffer->buffer->element[15].sflags, 0);
  3320. qeth_notify_skbs(queue, buffer, n);
  3321. }
  3322. qeth_clear_output_buffer(queue, buffer,
  3323. QETH_QDIO_BUF_EMPTY);
  3324. }
  3325. qeth_cleanup_handled_pending(queue, bidx, 0);
  3326. }
  3327. atomic_sub(count, &queue->used_buffers);
  3328. /* check if we need to do something on this outbound queue */
  3329. if (card->info.type != QETH_CARD_TYPE_IQD)
  3330. qeth_check_outbound_queue(queue);
  3331. netif_wake_queue(queue->card->dev);
  3332. if (card->options.performance_stats)
  3333. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  3334. card->perf_stats.outbound_handler_start_time;
  3335. }
  3336. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  3337. /* We cannot use outbound queue 3 for unicast packets on HiperSockets */
  3338. static inline int qeth_cut_iqd_prio(struct qeth_card *card, int queue_num)
  3339. {
  3340. if ((card->info.type == QETH_CARD_TYPE_IQD) && (queue_num == 3))
  3341. return 2;
  3342. return queue_num;
  3343. }
  3344. /**
  3345. * Note: Function assumes that we have 4 outbound queues.
  3346. */
  3347. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  3348. int ipv, int cast_type)
  3349. {
  3350. __be16 *tci;
  3351. u8 tos;
  3352. if (cast_type && card->info.is_multicast_different)
  3353. return card->info.is_multicast_different &
  3354. (card->qdio.no_out_queues - 1);
  3355. switch (card->qdio.do_prio_queueing) {
  3356. case QETH_PRIO_Q_ING_TOS:
  3357. case QETH_PRIO_Q_ING_PREC:
  3358. switch (ipv) {
  3359. case 4:
  3360. tos = ipv4_get_dsfield(ip_hdr(skb));
  3361. break;
  3362. case 6:
  3363. tos = ipv6_get_dsfield(ipv6_hdr(skb));
  3364. break;
  3365. default:
  3366. return card->qdio.default_out_queue;
  3367. }
  3368. if (card->qdio.do_prio_queueing == QETH_PRIO_Q_ING_PREC)
  3369. return qeth_cut_iqd_prio(card, ~tos >> 6 & 3);
  3370. if (tos & IPTOS_MINCOST)
  3371. return qeth_cut_iqd_prio(card, 3);
  3372. if (tos & IPTOS_RELIABILITY)
  3373. return 2;
  3374. if (tos & IPTOS_THROUGHPUT)
  3375. return 1;
  3376. if (tos & IPTOS_LOWDELAY)
  3377. return 0;
  3378. break;
  3379. case QETH_PRIO_Q_ING_SKB:
  3380. if (skb->priority > 5)
  3381. return 0;
  3382. return qeth_cut_iqd_prio(card, ~skb->priority >> 1 & 3);
  3383. case QETH_PRIO_Q_ING_VLAN:
  3384. tci = &((struct ethhdr *)skb->data)->h_proto;
  3385. if (*tci == ETH_P_8021Q)
  3386. return qeth_cut_iqd_prio(card, ~*(tci + 1) >>
  3387. (VLAN_PRIO_SHIFT + 1) & 3);
  3388. break;
  3389. default:
  3390. break;
  3391. }
  3392. return card->qdio.default_out_queue;
  3393. }
  3394. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  3395. /**
  3396. * qeth_get_elements_for_frags() - find number of SBALEs for skb frags.
  3397. * @skb: SKB address
  3398. *
  3399. * Returns the number of pages, and thus QDIO buffer elements, needed to cover
  3400. * fragmented part of the SKB. Returns zero for linear SKB.
  3401. */
  3402. int qeth_get_elements_for_frags(struct sk_buff *skb)
  3403. {
  3404. int cnt, elements = 0;
  3405. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3406. struct skb_frag_struct *frag = &skb_shinfo(skb)->frags[cnt];
  3407. elements += qeth_get_elements_for_range(
  3408. (addr_t)skb_frag_address(frag),
  3409. (addr_t)skb_frag_address(frag) + skb_frag_size(frag));
  3410. }
  3411. return elements;
  3412. }
  3413. EXPORT_SYMBOL_GPL(qeth_get_elements_for_frags);
  3414. /**
  3415. * qeth_get_elements_no() - find number of SBALEs for skb data, inc. frags.
  3416. * @card: qeth card structure, to check max. elems.
  3417. * @skb: SKB address
  3418. * @extra_elems: extra elems needed, to check against max.
  3419. *
  3420. * Returns the number of pages, and thus QDIO buffer elements, needed to cover
  3421. * skb data, including linear part and fragments. Checks if the result plus
  3422. * extra_elems fits under the limit for the card. Returns 0 if it does not.
  3423. * Note: extra_elems is not included in the returned result.
  3424. */
  3425. int qeth_get_elements_no(struct qeth_card *card,
  3426. struct sk_buff *skb, int extra_elems)
  3427. {
  3428. int elements = qeth_get_elements_for_range(
  3429. (addr_t)skb->data,
  3430. (addr_t)skb->data + skb_headlen(skb)) +
  3431. qeth_get_elements_for_frags(skb);
  3432. if ((elements + extra_elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  3433. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  3434. "(Number=%d / Length=%d). Discarded.\n",
  3435. elements + extra_elems, skb->len);
  3436. return 0;
  3437. }
  3438. return elements;
  3439. }
  3440. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  3441. int qeth_hdr_chk_and_bounce(struct sk_buff *skb, struct qeth_hdr **hdr, int len)
  3442. {
  3443. int hroom, inpage, rest;
  3444. if (((unsigned long)skb->data & PAGE_MASK) !=
  3445. (((unsigned long)skb->data + len - 1) & PAGE_MASK)) {
  3446. hroom = skb_headroom(skb);
  3447. inpage = PAGE_SIZE - ((unsigned long) skb->data % PAGE_SIZE);
  3448. rest = len - inpage;
  3449. if (rest > hroom)
  3450. return 1;
  3451. memmove(skb->data - rest, skb->data, skb_headlen(skb));
  3452. skb->data -= rest;
  3453. skb->tail -= rest;
  3454. *hdr = (struct qeth_hdr *)skb->data;
  3455. QETH_DBF_MESSAGE(2, "skb bounce len: %d rest: %d\n", len, rest);
  3456. }
  3457. return 0;
  3458. }
  3459. EXPORT_SYMBOL_GPL(qeth_hdr_chk_and_bounce);
  3460. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  3461. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  3462. int offset)
  3463. {
  3464. int length = skb_headlen(skb);
  3465. int length_here;
  3466. int element;
  3467. char *data;
  3468. int first_lap, cnt;
  3469. struct skb_frag_struct *frag;
  3470. element = *next_element_to_fill;
  3471. data = skb->data;
  3472. first_lap = (is_tso == 0 ? 1 : 0);
  3473. if (offset >= 0) {
  3474. data = skb->data + offset;
  3475. length -= offset;
  3476. first_lap = 0;
  3477. }
  3478. while (length > 0) {
  3479. /* length_here is the remaining amount of data in this page */
  3480. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  3481. if (length < length_here)
  3482. length_here = length;
  3483. buffer->element[element].addr = data;
  3484. buffer->element[element].length = length_here;
  3485. length -= length_here;
  3486. if (!length) {
  3487. if (first_lap)
  3488. if (skb_shinfo(skb)->nr_frags)
  3489. buffer->element[element].eflags =
  3490. SBAL_EFLAGS_FIRST_FRAG;
  3491. else
  3492. buffer->element[element].eflags = 0;
  3493. else
  3494. buffer->element[element].eflags =
  3495. SBAL_EFLAGS_MIDDLE_FRAG;
  3496. } else {
  3497. if (first_lap)
  3498. buffer->element[element].eflags =
  3499. SBAL_EFLAGS_FIRST_FRAG;
  3500. else
  3501. buffer->element[element].eflags =
  3502. SBAL_EFLAGS_MIDDLE_FRAG;
  3503. }
  3504. data += length_here;
  3505. element++;
  3506. first_lap = 0;
  3507. }
  3508. for (cnt = 0; cnt < skb_shinfo(skb)->nr_frags; cnt++) {
  3509. frag = &skb_shinfo(skb)->frags[cnt];
  3510. data = (char *)page_to_phys(skb_frag_page(frag)) +
  3511. frag->page_offset;
  3512. length = frag->size;
  3513. while (length > 0) {
  3514. length_here = PAGE_SIZE -
  3515. ((unsigned long) data % PAGE_SIZE);
  3516. if (length < length_here)
  3517. length_here = length;
  3518. buffer->element[element].addr = data;
  3519. buffer->element[element].length = length_here;
  3520. buffer->element[element].eflags =
  3521. SBAL_EFLAGS_MIDDLE_FRAG;
  3522. length -= length_here;
  3523. data += length_here;
  3524. element++;
  3525. }
  3526. }
  3527. if (buffer->element[element - 1].eflags)
  3528. buffer->element[element - 1].eflags = SBAL_EFLAGS_LAST_FRAG;
  3529. *next_element_to_fill = element;
  3530. }
  3531. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  3532. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  3533. struct qeth_hdr *hdr, int offset, int hd_len)
  3534. {
  3535. struct qdio_buffer *buffer;
  3536. int flush_cnt = 0, hdr_len, large_send = 0;
  3537. buffer = buf->buffer;
  3538. atomic_inc(&skb->users);
  3539. skb_queue_tail(&buf->skb_list, skb);
  3540. /*check first on TSO ....*/
  3541. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  3542. int element = buf->next_element_to_fill;
  3543. hdr_len = sizeof(struct qeth_hdr_tso) +
  3544. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  3545. /*fill first buffer entry only with header information */
  3546. buffer->element[element].addr = skb->data;
  3547. buffer->element[element].length = hdr_len;
  3548. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3549. buf->next_element_to_fill++;
  3550. skb->data += hdr_len;
  3551. skb->len -= hdr_len;
  3552. large_send = 1;
  3553. }
  3554. if (offset >= 0) {
  3555. int element = buf->next_element_to_fill;
  3556. buffer->element[element].addr = hdr;
  3557. buffer->element[element].length = sizeof(struct qeth_hdr) +
  3558. hd_len;
  3559. buffer->element[element].eflags = SBAL_EFLAGS_FIRST_FRAG;
  3560. buf->is_header[element] = 1;
  3561. buf->next_element_to_fill++;
  3562. }
  3563. __qeth_fill_buffer(skb, buffer, large_send,
  3564. (int *)&buf->next_element_to_fill, offset);
  3565. if (!queue->do_pack) {
  3566. QETH_CARD_TEXT(queue->card, 6, "fillbfnp");
  3567. /* set state to PRIMED -> will be flushed */
  3568. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3569. flush_cnt = 1;
  3570. } else {
  3571. QETH_CARD_TEXT(queue->card, 6, "fillbfpa");
  3572. if (queue->card->options.performance_stats)
  3573. queue->card->perf_stats.skbs_sent_pack++;
  3574. if (buf->next_element_to_fill >=
  3575. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  3576. /*
  3577. * packed buffer if full -> set state PRIMED
  3578. * -> will be flushed
  3579. */
  3580. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  3581. flush_cnt = 1;
  3582. }
  3583. }
  3584. return flush_cnt;
  3585. }
  3586. int qeth_do_send_packet_fast(struct qeth_card *card,
  3587. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  3588. struct qeth_hdr *hdr, int elements_needed,
  3589. int offset, int hd_len)
  3590. {
  3591. struct qeth_qdio_out_buffer *buffer;
  3592. int index;
  3593. /* spin until we get the queue ... */
  3594. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3595. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3596. /* ... now we've got the queue */
  3597. index = queue->next_buf_to_fill;
  3598. buffer = queue->bufs[queue->next_buf_to_fill];
  3599. /*
  3600. * check if buffer is empty to make sure that we do not 'overtake'
  3601. * ourselves and try to fill a buffer that is already primed
  3602. */
  3603. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  3604. goto out;
  3605. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  3606. QDIO_MAX_BUFFERS_PER_Q;
  3607. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3608. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  3609. qeth_flush_buffers(queue, index, 1);
  3610. return 0;
  3611. out:
  3612. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3613. return -EBUSY;
  3614. }
  3615. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  3616. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  3617. struct sk_buff *skb, struct qeth_hdr *hdr,
  3618. int elements_needed)
  3619. {
  3620. struct qeth_qdio_out_buffer *buffer;
  3621. int start_index;
  3622. int flush_count = 0;
  3623. int do_pack = 0;
  3624. int tmp;
  3625. int rc = 0;
  3626. /* spin until we get the queue ... */
  3627. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  3628. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  3629. start_index = queue->next_buf_to_fill;
  3630. buffer = queue->bufs[queue->next_buf_to_fill];
  3631. /*
  3632. * check if buffer is empty to make sure that we do not 'overtake'
  3633. * ourselves and try to fill a buffer that is already primed
  3634. */
  3635. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  3636. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  3637. return -EBUSY;
  3638. }
  3639. /* check if we need to switch packing state of this queue */
  3640. qeth_switch_to_packing_if_needed(queue);
  3641. if (queue->do_pack) {
  3642. do_pack = 1;
  3643. /* does packet fit in current buffer? */
  3644. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  3645. buffer->next_element_to_fill) < elements_needed) {
  3646. /* ... no -> set state PRIMED */
  3647. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  3648. flush_count++;
  3649. queue->next_buf_to_fill =
  3650. (queue->next_buf_to_fill + 1) %
  3651. QDIO_MAX_BUFFERS_PER_Q;
  3652. buffer = queue->bufs[queue->next_buf_to_fill];
  3653. /* we did a step forward, so check buffer state
  3654. * again */
  3655. if (atomic_read(&buffer->state) !=
  3656. QETH_QDIO_BUF_EMPTY) {
  3657. qeth_flush_buffers(queue, start_index,
  3658. flush_count);
  3659. atomic_set(&queue->state,
  3660. QETH_OUT_Q_UNLOCKED);
  3661. return -EBUSY;
  3662. }
  3663. }
  3664. }
  3665. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  3666. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  3667. QDIO_MAX_BUFFERS_PER_Q;
  3668. flush_count += tmp;
  3669. if (flush_count)
  3670. qeth_flush_buffers(queue, start_index, flush_count);
  3671. else if (!atomic_read(&queue->set_pci_flags_count))
  3672. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  3673. /*
  3674. * queue->state will go from LOCKED -> UNLOCKED or from
  3675. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  3676. * (switch packing state or flush buffer to get another pci flag out).
  3677. * In that case we will enter this loop
  3678. */
  3679. while (atomic_dec_return(&queue->state)) {
  3680. flush_count = 0;
  3681. start_index = queue->next_buf_to_fill;
  3682. /* check if we can go back to non-packing state */
  3683. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  3684. /*
  3685. * check if we need to flush a packing buffer to get a pci
  3686. * flag out on the queue
  3687. */
  3688. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  3689. flush_count += qeth_flush_buffers_on_no_pci(queue);
  3690. if (flush_count)
  3691. qeth_flush_buffers(queue, start_index, flush_count);
  3692. }
  3693. /* at this point the queue is UNLOCKED again */
  3694. if (queue->card->options.performance_stats && do_pack)
  3695. queue->card->perf_stats.bufs_sent_pack += flush_count;
  3696. return rc;
  3697. }
  3698. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  3699. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  3700. struct qeth_reply *reply, unsigned long data)
  3701. {
  3702. struct qeth_ipa_cmd *cmd;
  3703. struct qeth_ipacmd_setadpparms *setparms;
  3704. QETH_CARD_TEXT(card, 4, "prmadpcb");
  3705. cmd = (struct qeth_ipa_cmd *) data;
  3706. setparms = &(cmd->data.setadapterparms);
  3707. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  3708. if (cmd->hdr.return_code) {
  3709. QETH_CARD_TEXT_(card, 4, "prmrc%x", cmd->hdr.return_code);
  3710. setparms->data.mode = SET_PROMISC_MODE_OFF;
  3711. }
  3712. card->info.promisc_mode = setparms->data.mode;
  3713. return 0;
  3714. }
  3715. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3716. {
  3717. enum qeth_ipa_promisc_modes mode;
  3718. struct net_device *dev = card->dev;
  3719. struct qeth_cmd_buffer *iob;
  3720. struct qeth_ipa_cmd *cmd;
  3721. QETH_CARD_TEXT(card, 4, "setprom");
  3722. if (((dev->flags & IFF_PROMISC) &&
  3723. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3724. (!(dev->flags & IFF_PROMISC) &&
  3725. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3726. return;
  3727. mode = SET_PROMISC_MODE_OFF;
  3728. if (dev->flags & IFF_PROMISC)
  3729. mode = SET_PROMISC_MODE_ON;
  3730. QETH_CARD_TEXT_(card, 4, "mode:%x", mode);
  3731. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3732. sizeof(struct qeth_ipacmd_setadpparms_hdr) + 8);
  3733. if (!iob)
  3734. return;
  3735. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3736. cmd->data.setadapterparms.data.mode = mode;
  3737. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3738. }
  3739. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3740. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3741. {
  3742. struct qeth_card *card;
  3743. char dbf_text[15];
  3744. card = dev->ml_priv;
  3745. QETH_CARD_TEXT(card, 4, "chgmtu");
  3746. sprintf(dbf_text, "%8x", new_mtu);
  3747. QETH_CARD_TEXT(card, 4, dbf_text);
  3748. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3749. (!qeth_mtu_is_valid(card, new_mtu)))
  3750. return -EINVAL;
  3751. dev->mtu = new_mtu;
  3752. return 0;
  3753. }
  3754. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3755. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3756. {
  3757. struct qeth_card *card;
  3758. card = dev->ml_priv;
  3759. QETH_CARD_TEXT(card, 5, "getstat");
  3760. return &card->stats;
  3761. }
  3762. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3763. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3764. struct qeth_reply *reply, unsigned long data)
  3765. {
  3766. struct qeth_ipa_cmd *cmd;
  3767. QETH_CARD_TEXT(card, 4, "chgmaccb");
  3768. cmd = (struct qeth_ipa_cmd *) data;
  3769. if (!card->options.layer2 ||
  3770. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3771. memcpy(card->dev->dev_addr,
  3772. &cmd->data.setadapterparms.data.change_addr.addr,
  3773. OSA_ADDR_LEN);
  3774. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3775. }
  3776. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3777. return 0;
  3778. }
  3779. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3780. {
  3781. int rc;
  3782. struct qeth_cmd_buffer *iob;
  3783. struct qeth_ipa_cmd *cmd;
  3784. QETH_CARD_TEXT(card, 4, "chgmac");
  3785. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3786. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3787. sizeof(struct qeth_change_addr));
  3788. if (!iob)
  3789. return -ENOMEM;
  3790. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3791. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3792. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3793. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3794. card->dev->dev_addr, OSA_ADDR_LEN);
  3795. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3796. NULL);
  3797. return rc;
  3798. }
  3799. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3800. static int qeth_setadpparms_set_access_ctrl_cb(struct qeth_card *card,
  3801. struct qeth_reply *reply, unsigned long data)
  3802. {
  3803. struct qeth_ipa_cmd *cmd;
  3804. struct qeth_set_access_ctrl *access_ctrl_req;
  3805. int fallback = *(int *)reply->param;
  3806. QETH_CARD_TEXT(card, 4, "setaccb");
  3807. cmd = (struct qeth_ipa_cmd *) data;
  3808. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3809. QETH_DBF_TEXT_(SETUP, 2, "setaccb");
  3810. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3811. QETH_DBF_TEXT_(SETUP, 2, "rc=%d",
  3812. cmd->data.setadapterparms.hdr.return_code);
  3813. if (cmd->data.setadapterparms.hdr.return_code !=
  3814. SET_ACCESS_CTRL_RC_SUCCESS)
  3815. QETH_DBF_MESSAGE(3, "ERR:SET_ACCESS_CTRL(%s,%d)==%d\n",
  3816. card->gdev->dev.kobj.name,
  3817. access_ctrl_req->subcmd_code,
  3818. cmd->data.setadapterparms.hdr.return_code);
  3819. switch (cmd->data.setadapterparms.hdr.return_code) {
  3820. case SET_ACCESS_CTRL_RC_SUCCESS:
  3821. if (card->options.isolation == ISOLATION_MODE_NONE) {
  3822. dev_info(&card->gdev->dev,
  3823. "QDIO data connection isolation is deactivated\n");
  3824. } else {
  3825. dev_info(&card->gdev->dev,
  3826. "QDIO data connection isolation is activated\n");
  3827. }
  3828. break;
  3829. case SET_ACCESS_CTRL_RC_ALREADY_NOT_ISOLATED:
  3830. QETH_DBF_MESSAGE(2, "%s QDIO data connection isolation already "
  3831. "deactivated\n", dev_name(&card->gdev->dev));
  3832. if (fallback)
  3833. card->options.isolation = card->options.prev_isolation;
  3834. break;
  3835. case SET_ACCESS_CTRL_RC_ALREADY_ISOLATED:
  3836. QETH_DBF_MESSAGE(2, "%s QDIO data connection isolation already"
  3837. " activated\n", dev_name(&card->gdev->dev));
  3838. if (fallback)
  3839. card->options.isolation = card->options.prev_isolation;
  3840. break;
  3841. case SET_ACCESS_CTRL_RC_NOT_SUPPORTED:
  3842. dev_err(&card->gdev->dev, "Adapter does not "
  3843. "support QDIO data connection isolation\n");
  3844. break;
  3845. case SET_ACCESS_CTRL_RC_NONE_SHARED_ADAPTER:
  3846. dev_err(&card->gdev->dev,
  3847. "Adapter is dedicated. "
  3848. "QDIO data connection isolation not supported\n");
  3849. if (fallback)
  3850. card->options.isolation = card->options.prev_isolation;
  3851. break;
  3852. case SET_ACCESS_CTRL_RC_ACTIVE_CHECKSUM_OFF:
  3853. dev_err(&card->gdev->dev,
  3854. "TSO does not permit QDIO data connection isolation\n");
  3855. if (fallback)
  3856. card->options.isolation = card->options.prev_isolation;
  3857. break;
  3858. case SET_ACCESS_CTRL_RC_REFLREL_UNSUPPORTED:
  3859. dev_err(&card->gdev->dev, "The adjacent switch port does not "
  3860. "support reflective relay mode\n");
  3861. if (fallback)
  3862. card->options.isolation = card->options.prev_isolation;
  3863. break;
  3864. case SET_ACCESS_CTRL_RC_REFLREL_FAILED:
  3865. dev_err(&card->gdev->dev, "The reflective relay mode cannot be "
  3866. "enabled at the adjacent switch port");
  3867. if (fallback)
  3868. card->options.isolation = card->options.prev_isolation;
  3869. break;
  3870. case SET_ACCESS_CTRL_RC_REFLREL_DEACT_FAILED:
  3871. dev_warn(&card->gdev->dev, "Turning off reflective relay mode "
  3872. "at the adjacent switch failed\n");
  3873. break;
  3874. default:
  3875. /* this should never happen */
  3876. if (fallback)
  3877. card->options.isolation = card->options.prev_isolation;
  3878. break;
  3879. }
  3880. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3881. return 0;
  3882. }
  3883. static int qeth_setadpparms_set_access_ctrl(struct qeth_card *card,
  3884. enum qeth_ipa_isolation_modes isolation, int fallback)
  3885. {
  3886. int rc;
  3887. struct qeth_cmd_buffer *iob;
  3888. struct qeth_ipa_cmd *cmd;
  3889. struct qeth_set_access_ctrl *access_ctrl_req;
  3890. QETH_CARD_TEXT(card, 4, "setacctl");
  3891. QETH_DBF_TEXT_(SETUP, 2, "setacctl");
  3892. QETH_DBF_TEXT_(SETUP, 2, "%s", card->gdev->dev.kobj.name);
  3893. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_ACCESS_CONTROL,
  3894. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  3895. sizeof(struct qeth_set_access_ctrl));
  3896. if (!iob)
  3897. return -ENOMEM;
  3898. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3899. access_ctrl_req = &cmd->data.setadapterparms.data.set_access_ctrl;
  3900. access_ctrl_req->subcmd_code = isolation;
  3901. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_set_access_ctrl_cb,
  3902. &fallback);
  3903. QETH_DBF_TEXT_(SETUP, 2, "rc=%d", rc);
  3904. return rc;
  3905. }
  3906. int qeth_set_access_ctrl_online(struct qeth_card *card, int fallback)
  3907. {
  3908. int rc = 0;
  3909. QETH_CARD_TEXT(card, 4, "setactlo");
  3910. if ((card->info.type == QETH_CARD_TYPE_OSD ||
  3911. card->info.type == QETH_CARD_TYPE_OSX) &&
  3912. qeth_adp_supported(card, IPA_SETADP_SET_ACCESS_CONTROL)) {
  3913. rc = qeth_setadpparms_set_access_ctrl(card,
  3914. card->options.isolation, fallback);
  3915. if (rc) {
  3916. QETH_DBF_MESSAGE(3,
  3917. "IPA(SET_ACCESS_CTRL,%s,%d) sent failed\n",
  3918. card->gdev->dev.kobj.name,
  3919. rc);
  3920. rc = -EOPNOTSUPP;
  3921. }
  3922. } else if (card->options.isolation != ISOLATION_MODE_NONE) {
  3923. card->options.isolation = ISOLATION_MODE_NONE;
  3924. dev_err(&card->gdev->dev, "Adapter does not "
  3925. "support QDIO data connection isolation\n");
  3926. rc = -EOPNOTSUPP;
  3927. }
  3928. return rc;
  3929. }
  3930. EXPORT_SYMBOL_GPL(qeth_set_access_ctrl_online);
  3931. void qeth_tx_timeout(struct net_device *dev)
  3932. {
  3933. struct qeth_card *card;
  3934. card = dev->ml_priv;
  3935. QETH_CARD_TEXT(card, 4, "txtimeo");
  3936. card->stats.tx_errors++;
  3937. qeth_schedule_recovery(card);
  3938. }
  3939. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3940. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3941. {
  3942. struct qeth_card *card = dev->ml_priv;
  3943. int rc = 0;
  3944. switch (regnum) {
  3945. case MII_BMCR: /* Basic mode control register */
  3946. rc = BMCR_FULLDPLX;
  3947. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3948. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3949. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3950. rc |= BMCR_SPEED100;
  3951. break;
  3952. case MII_BMSR: /* Basic mode status register */
  3953. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3954. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3955. BMSR_100BASE4;
  3956. break;
  3957. case MII_PHYSID1: /* PHYS ID 1 */
  3958. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3959. dev->dev_addr[2];
  3960. rc = (rc >> 5) & 0xFFFF;
  3961. break;
  3962. case MII_PHYSID2: /* PHYS ID 2 */
  3963. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3964. break;
  3965. case MII_ADVERTISE: /* Advertisement control reg */
  3966. rc = ADVERTISE_ALL;
  3967. break;
  3968. case MII_LPA: /* Link partner ability reg */
  3969. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3970. LPA_100BASE4 | LPA_LPACK;
  3971. break;
  3972. case MII_EXPANSION: /* Expansion register */
  3973. break;
  3974. case MII_DCOUNTER: /* disconnect counter */
  3975. break;
  3976. case MII_FCSCOUNTER: /* false carrier counter */
  3977. break;
  3978. case MII_NWAYTEST: /* N-way auto-neg test register */
  3979. break;
  3980. case MII_RERRCOUNTER: /* rx error counter */
  3981. rc = card->stats.rx_errors;
  3982. break;
  3983. case MII_SREVISION: /* silicon revision */
  3984. break;
  3985. case MII_RESV1: /* reserved 1 */
  3986. break;
  3987. case MII_LBRERROR: /* loopback, rx, bypass error */
  3988. break;
  3989. case MII_PHYADDR: /* physical address */
  3990. break;
  3991. case MII_RESV2: /* reserved 2 */
  3992. break;
  3993. case MII_TPISTATUS: /* TPI status for 10mbps */
  3994. break;
  3995. case MII_NCONFIG: /* network interface config */
  3996. break;
  3997. default:
  3998. break;
  3999. }
  4000. return rc;
  4001. }
  4002. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  4003. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  4004. struct qeth_cmd_buffer *iob, int len,
  4005. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  4006. unsigned long),
  4007. void *reply_param)
  4008. {
  4009. u16 s1, s2;
  4010. QETH_CARD_TEXT(card, 4, "sendsnmp");
  4011. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  4012. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  4013. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  4014. /* adjust PDU length fields in IPA_PDU_HEADER */
  4015. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  4016. s2 = (u32) len;
  4017. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  4018. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  4019. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  4020. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  4021. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  4022. reply_cb, reply_param);
  4023. }
  4024. static int qeth_snmp_command_cb(struct qeth_card *card,
  4025. struct qeth_reply *reply, unsigned long sdata)
  4026. {
  4027. struct qeth_ipa_cmd *cmd;
  4028. struct qeth_arp_query_info *qinfo;
  4029. struct qeth_snmp_cmd *snmp;
  4030. unsigned char *data;
  4031. __u16 data_len;
  4032. QETH_CARD_TEXT(card, 3, "snpcmdcb");
  4033. cmd = (struct qeth_ipa_cmd *) sdata;
  4034. data = (unsigned char *)((char *)cmd - reply->offset);
  4035. qinfo = (struct qeth_arp_query_info *) reply->param;
  4036. snmp = &cmd->data.setadapterparms.data.snmp;
  4037. if (cmd->hdr.return_code) {
  4038. QETH_CARD_TEXT_(card, 4, "scer1%x", cmd->hdr.return_code);
  4039. return 0;
  4040. }
  4041. if (cmd->data.setadapterparms.hdr.return_code) {
  4042. cmd->hdr.return_code =
  4043. cmd->data.setadapterparms.hdr.return_code;
  4044. QETH_CARD_TEXT_(card, 4, "scer2%x", cmd->hdr.return_code);
  4045. return 0;
  4046. }
  4047. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  4048. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  4049. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  4050. else
  4051. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  4052. /* check if there is enough room in userspace */
  4053. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  4054. QETH_CARD_TEXT_(card, 4, "scer3%i", -ENOMEM);
  4055. cmd->hdr.return_code = IPA_RC_ENOMEM;
  4056. return 0;
  4057. }
  4058. QETH_CARD_TEXT_(card, 4, "snore%i",
  4059. cmd->data.setadapterparms.hdr.used_total);
  4060. QETH_CARD_TEXT_(card, 4, "sseqn%i",
  4061. cmd->data.setadapterparms.hdr.seq_no);
  4062. /*copy entries to user buffer*/
  4063. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  4064. memcpy(qinfo->udata + qinfo->udata_offset,
  4065. (char *)snmp,
  4066. data_len + offsetof(struct qeth_snmp_cmd, data));
  4067. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  4068. } else {
  4069. memcpy(qinfo->udata + qinfo->udata_offset,
  4070. (char *)&snmp->request, data_len);
  4071. }
  4072. qinfo->udata_offset += data_len;
  4073. /* check if all replies received ... */
  4074. QETH_CARD_TEXT_(card, 4, "srtot%i",
  4075. cmd->data.setadapterparms.hdr.used_total);
  4076. QETH_CARD_TEXT_(card, 4, "srseq%i",
  4077. cmd->data.setadapterparms.hdr.seq_no);
  4078. if (cmd->data.setadapterparms.hdr.seq_no <
  4079. cmd->data.setadapterparms.hdr.used_total)
  4080. return 1;
  4081. return 0;
  4082. }
  4083. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  4084. {
  4085. struct qeth_cmd_buffer *iob;
  4086. struct qeth_ipa_cmd *cmd;
  4087. struct qeth_snmp_ureq *ureq;
  4088. unsigned int req_len;
  4089. struct qeth_arp_query_info qinfo = {0, };
  4090. int rc = 0;
  4091. QETH_CARD_TEXT(card, 3, "snmpcmd");
  4092. if (card->info.guestlan)
  4093. return -EOPNOTSUPP;
  4094. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  4095. (!card->options.layer2)) {
  4096. return -EOPNOTSUPP;
  4097. }
  4098. /* skip 4 bytes (data_len struct member) to get req_len */
  4099. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  4100. return -EFAULT;
  4101. if (req_len > (QETH_BUFSIZE - IPA_PDU_HEADER_SIZE -
  4102. sizeof(struct qeth_ipacmd_hdr) -
  4103. sizeof(struct qeth_ipacmd_setadpparms_hdr)))
  4104. return -EINVAL;
  4105. ureq = memdup_user(udata, req_len + sizeof(struct qeth_snmp_ureq_hdr));
  4106. if (IS_ERR(ureq)) {
  4107. QETH_CARD_TEXT(card, 2, "snmpnome");
  4108. return PTR_ERR(ureq);
  4109. }
  4110. qinfo.udata_len = ureq->hdr.data_len;
  4111. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  4112. if (!qinfo.udata) {
  4113. kfree(ureq);
  4114. return -ENOMEM;
  4115. }
  4116. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  4117. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  4118. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  4119. if (!iob) {
  4120. rc = -ENOMEM;
  4121. goto out;
  4122. }
  4123. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4124. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  4125. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  4126. qeth_snmp_command_cb, (void *)&qinfo);
  4127. if (rc)
  4128. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  4129. QETH_CARD_IFNAME(card), rc);
  4130. else {
  4131. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  4132. rc = -EFAULT;
  4133. }
  4134. out:
  4135. kfree(ureq);
  4136. kfree(qinfo.udata);
  4137. return rc;
  4138. }
  4139. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  4140. static int qeth_setadpparms_query_oat_cb(struct qeth_card *card,
  4141. struct qeth_reply *reply, unsigned long data)
  4142. {
  4143. struct qeth_ipa_cmd *cmd;
  4144. struct qeth_qoat_priv *priv;
  4145. char *resdata;
  4146. int resdatalen;
  4147. QETH_CARD_TEXT(card, 3, "qoatcb");
  4148. cmd = (struct qeth_ipa_cmd *)data;
  4149. priv = (struct qeth_qoat_priv *)reply->param;
  4150. resdatalen = cmd->data.setadapterparms.hdr.cmdlength;
  4151. resdata = (char *)data + 28;
  4152. if (resdatalen > (priv->buffer_len - priv->response_len)) {
  4153. cmd->hdr.return_code = IPA_RC_FFFF;
  4154. return 0;
  4155. }
  4156. memcpy((priv->buffer + priv->response_len), resdata,
  4157. resdatalen);
  4158. priv->response_len += resdatalen;
  4159. if (cmd->data.setadapterparms.hdr.seq_no <
  4160. cmd->data.setadapterparms.hdr.used_total)
  4161. return 1;
  4162. return 0;
  4163. }
  4164. int qeth_query_oat_command(struct qeth_card *card, char __user *udata)
  4165. {
  4166. int rc = 0;
  4167. struct qeth_cmd_buffer *iob;
  4168. struct qeth_ipa_cmd *cmd;
  4169. struct qeth_query_oat *oat_req;
  4170. struct qeth_query_oat_data oat_data;
  4171. struct qeth_qoat_priv priv;
  4172. void __user *tmp;
  4173. QETH_CARD_TEXT(card, 3, "qoatcmd");
  4174. if (!qeth_adp_supported(card, IPA_SETADP_QUERY_OAT)) {
  4175. rc = -EOPNOTSUPP;
  4176. goto out;
  4177. }
  4178. if (copy_from_user(&oat_data, udata,
  4179. sizeof(struct qeth_query_oat_data))) {
  4180. rc = -EFAULT;
  4181. goto out;
  4182. }
  4183. priv.buffer_len = oat_data.buffer_len;
  4184. priv.response_len = 0;
  4185. priv.buffer = kzalloc(oat_data.buffer_len, GFP_KERNEL);
  4186. if (!priv.buffer) {
  4187. rc = -ENOMEM;
  4188. goto out;
  4189. }
  4190. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_OAT,
  4191. sizeof(struct qeth_ipacmd_setadpparms_hdr) +
  4192. sizeof(struct qeth_query_oat));
  4193. if (!iob) {
  4194. rc = -ENOMEM;
  4195. goto out_free;
  4196. }
  4197. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4198. oat_req = &cmd->data.setadapterparms.data.query_oat;
  4199. oat_req->subcmd_code = oat_data.command;
  4200. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_query_oat_cb,
  4201. &priv);
  4202. if (!rc) {
  4203. if (is_compat_task())
  4204. tmp = compat_ptr(oat_data.ptr);
  4205. else
  4206. tmp = (void __user *)(unsigned long)oat_data.ptr;
  4207. if (copy_to_user(tmp, priv.buffer,
  4208. priv.response_len)) {
  4209. rc = -EFAULT;
  4210. goto out_free;
  4211. }
  4212. oat_data.response_len = priv.response_len;
  4213. if (copy_to_user(udata, &oat_data,
  4214. sizeof(struct qeth_query_oat_data)))
  4215. rc = -EFAULT;
  4216. } else
  4217. if (rc == IPA_RC_FFFF)
  4218. rc = -EFAULT;
  4219. out_free:
  4220. kfree(priv.buffer);
  4221. out:
  4222. return rc;
  4223. }
  4224. EXPORT_SYMBOL_GPL(qeth_query_oat_command);
  4225. static int qeth_query_card_info_cb(struct qeth_card *card,
  4226. struct qeth_reply *reply, unsigned long data)
  4227. {
  4228. struct qeth_ipa_cmd *cmd;
  4229. struct qeth_query_card_info *card_info;
  4230. struct carrier_info *carrier_info;
  4231. QETH_CARD_TEXT(card, 2, "qcrdincb");
  4232. carrier_info = (struct carrier_info *)reply->param;
  4233. cmd = (struct qeth_ipa_cmd *)data;
  4234. card_info = &cmd->data.setadapterparms.data.card_info;
  4235. if (cmd->data.setadapterparms.hdr.return_code == 0) {
  4236. carrier_info->card_type = card_info->card_type;
  4237. carrier_info->port_mode = card_info->port_mode;
  4238. carrier_info->port_speed = card_info->port_speed;
  4239. }
  4240. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  4241. return 0;
  4242. }
  4243. static int qeth_query_card_info(struct qeth_card *card,
  4244. struct carrier_info *carrier_info)
  4245. {
  4246. struct qeth_cmd_buffer *iob;
  4247. QETH_CARD_TEXT(card, 2, "qcrdinfo");
  4248. if (!qeth_adp_supported(card, IPA_SETADP_QUERY_CARD_INFO))
  4249. return -EOPNOTSUPP;
  4250. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_CARD_INFO,
  4251. sizeof(struct qeth_ipacmd_setadpparms_hdr));
  4252. if (!iob)
  4253. return -ENOMEM;
  4254. return qeth_send_ipa_cmd(card, iob, qeth_query_card_info_cb,
  4255. (void *)carrier_info);
  4256. }
  4257. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  4258. {
  4259. switch (card->info.type) {
  4260. case QETH_CARD_TYPE_IQD:
  4261. return 2;
  4262. default:
  4263. return 0;
  4264. }
  4265. }
  4266. static void qeth_determine_capabilities(struct qeth_card *card)
  4267. {
  4268. int rc;
  4269. int length;
  4270. char *prcd;
  4271. struct ccw_device *ddev;
  4272. int ddev_offline = 0;
  4273. QETH_DBF_TEXT(SETUP, 2, "detcapab");
  4274. ddev = CARD_DDEV(card);
  4275. if (!ddev->online) {
  4276. ddev_offline = 1;
  4277. rc = ccw_device_set_online(ddev);
  4278. if (rc) {
  4279. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4280. goto out;
  4281. }
  4282. }
  4283. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  4284. if (rc) {
  4285. QETH_DBF_MESSAGE(2, "%s qeth_read_conf_data returned %i\n",
  4286. dev_name(&card->gdev->dev), rc);
  4287. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4288. goto out_offline;
  4289. }
  4290. qeth_configure_unitaddr(card, prcd);
  4291. if (ddev_offline)
  4292. qeth_configure_blkt_default(card, prcd);
  4293. kfree(prcd);
  4294. rc = qdio_get_ssqd_desc(ddev, &card->ssqd);
  4295. if (rc)
  4296. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  4297. QETH_DBF_TEXT_(SETUP, 2, "qfmt%d", card->ssqd.qfmt);
  4298. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac1);
  4299. QETH_DBF_TEXT_(SETUP, 2, "%d", card->ssqd.qdioac3);
  4300. QETH_DBF_TEXT_(SETUP, 2, "icnt%d", card->ssqd.icnt);
  4301. if (!((card->ssqd.qfmt != QDIO_IQDIO_QFMT) ||
  4302. ((card->ssqd.qdioac1 & CHSC_AC1_INITIATE_INPUTQ) == 0) ||
  4303. ((card->ssqd.qdioac3 & CHSC_AC3_FORMAT2_CQ_AVAILABLE) == 0))) {
  4304. dev_info(&card->gdev->dev,
  4305. "Completion Queueing supported\n");
  4306. } else {
  4307. card->options.cq = QETH_CQ_NOTAVAILABLE;
  4308. }
  4309. out_offline:
  4310. if (ddev_offline == 1)
  4311. ccw_device_set_offline(ddev);
  4312. out:
  4313. return;
  4314. }
  4315. static inline void qeth_qdio_establish_cq(struct qeth_card *card,
  4316. struct qdio_buffer **in_sbal_ptrs,
  4317. void (**queue_start_poll) (struct ccw_device *, int, unsigned long)) {
  4318. int i;
  4319. if (card->options.cq == QETH_CQ_ENABLED) {
  4320. int offset = QDIO_MAX_BUFFERS_PER_Q *
  4321. (card->qdio.no_in_queues - 1);
  4322. i = QDIO_MAX_BUFFERS_PER_Q * (card->qdio.no_in_queues - 1);
  4323. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4324. in_sbal_ptrs[offset + i] = (struct qdio_buffer *)
  4325. virt_to_phys(card->qdio.c_q->bufs[i].buffer);
  4326. }
  4327. queue_start_poll[card->qdio.no_in_queues - 1] = NULL;
  4328. }
  4329. }
  4330. static int qeth_qdio_establish(struct qeth_card *card)
  4331. {
  4332. struct qdio_initialize init_data;
  4333. char *qib_param_field;
  4334. struct qdio_buffer **in_sbal_ptrs;
  4335. void (**queue_start_poll) (struct ccw_device *, int, unsigned long);
  4336. struct qdio_buffer **out_sbal_ptrs;
  4337. int i, j, k;
  4338. int rc = 0;
  4339. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  4340. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  4341. GFP_KERNEL);
  4342. if (!qib_param_field) {
  4343. rc = -ENOMEM;
  4344. goto out_free_nothing;
  4345. }
  4346. qeth_create_qib_param_field(card, qib_param_field);
  4347. qeth_create_qib_param_field_blkt(card, qib_param_field);
  4348. in_sbal_ptrs = kzalloc(card->qdio.no_in_queues *
  4349. QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  4350. GFP_KERNEL);
  4351. if (!in_sbal_ptrs) {
  4352. rc = -ENOMEM;
  4353. goto out_free_qib_param;
  4354. }
  4355. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i) {
  4356. in_sbal_ptrs[i] = (struct qdio_buffer *)
  4357. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  4358. }
  4359. queue_start_poll = kzalloc(sizeof(void *) * card->qdio.no_in_queues,
  4360. GFP_KERNEL);
  4361. if (!queue_start_poll) {
  4362. rc = -ENOMEM;
  4363. goto out_free_in_sbals;
  4364. }
  4365. for (i = 0; i < card->qdio.no_in_queues; ++i)
  4366. queue_start_poll[i] = card->discipline->start_poll;
  4367. qeth_qdio_establish_cq(card, in_sbal_ptrs, queue_start_poll);
  4368. out_sbal_ptrs =
  4369. kzalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  4370. sizeof(void *), GFP_KERNEL);
  4371. if (!out_sbal_ptrs) {
  4372. rc = -ENOMEM;
  4373. goto out_free_queue_start_poll;
  4374. }
  4375. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  4376. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  4377. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  4378. card->qdio.out_qs[i]->bufs[j]->buffer);
  4379. }
  4380. memset(&init_data, 0, sizeof(struct qdio_initialize));
  4381. init_data.cdev = CARD_DDEV(card);
  4382. init_data.q_format = qeth_get_qdio_q_format(card);
  4383. init_data.qib_param_field_format = 0;
  4384. init_data.qib_param_field = qib_param_field;
  4385. init_data.no_input_qs = card->qdio.no_in_queues;
  4386. init_data.no_output_qs = card->qdio.no_out_queues;
  4387. init_data.input_handler = card->discipline->input_handler;
  4388. init_data.output_handler = card->discipline->output_handler;
  4389. init_data.queue_start_poll_array = queue_start_poll;
  4390. init_data.int_parm = (unsigned long) card;
  4391. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  4392. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  4393. init_data.output_sbal_state_array = card->qdio.out_bufstates;
  4394. init_data.scan_threshold =
  4395. (card->info.type == QETH_CARD_TYPE_IQD) ? 1 : 32;
  4396. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  4397. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  4398. rc = qdio_allocate(&init_data);
  4399. if (rc) {
  4400. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4401. goto out;
  4402. }
  4403. rc = qdio_establish(&init_data);
  4404. if (rc) {
  4405. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  4406. qdio_free(CARD_DDEV(card));
  4407. }
  4408. }
  4409. switch (card->options.cq) {
  4410. case QETH_CQ_ENABLED:
  4411. dev_info(&card->gdev->dev, "Completion Queue support enabled");
  4412. break;
  4413. case QETH_CQ_DISABLED:
  4414. dev_info(&card->gdev->dev, "Completion Queue support disabled");
  4415. break;
  4416. default:
  4417. break;
  4418. }
  4419. out:
  4420. kfree(out_sbal_ptrs);
  4421. out_free_queue_start_poll:
  4422. kfree(queue_start_poll);
  4423. out_free_in_sbals:
  4424. kfree(in_sbal_ptrs);
  4425. out_free_qib_param:
  4426. kfree(qib_param_field);
  4427. out_free_nothing:
  4428. return rc;
  4429. }
  4430. static void qeth_core_free_card(struct qeth_card *card)
  4431. {
  4432. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  4433. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  4434. qeth_clean_channel(&card->read);
  4435. qeth_clean_channel(&card->write);
  4436. if (card->dev)
  4437. free_netdev(card->dev);
  4438. qeth_free_qdio_buffers(card);
  4439. unregister_service_level(&card->qeth_service_level);
  4440. kfree(card);
  4441. }
  4442. void qeth_trace_features(struct qeth_card *card)
  4443. {
  4444. QETH_CARD_TEXT(card, 2, "features");
  4445. QETH_CARD_HEX(card, 2, &card->options.ipa4, sizeof(card->options.ipa4));
  4446. QETH_CARD_HEX(card, 2, &card->options.ipa6, sizeof(card->options.ipa6));
  4447. QETH_CARD_HEX(card, 2, &card->options.adp, sizeof(card->options.adp));
  4448. QETH_CARD_HEX(card, 2, &card->info.diagass_support,
  4449. sizeof(card->info.diagass_support));
  4450. }
  4451. EXPORT_SYMBOL_GPL(qeth_trace_features);
  4452. static struct ccw_device_id qeth_ids[] = {
  4453. {CCW_DEVICE_DEVTYPE(0x1731, 0x01, 0x1732, 0x01),
  4454. .driver_info = QETH_CARD_TYPE_OSD},
  4455. {CCW_DEVICE_DEVTYPE(0x1731, 0x05, 0x1732, 0x05),
  4456. .driver_info = QETH_CARD_TYPE_IQD},
  4457. {CCW_DEVICE_DEVTYPE(0x1731, 0x06, 0x1732, 0x06),
  4458. .driver_info = QETH_CARD_TYPE_OSN},
  4459. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x03),
  4460. .driver_info = QETH_CARD_TYPE_OSM},
  4461. {CCW_DEVICE_DEVTYPE(0x1731, 0x02, 0x1732, 0x02),
  4462. .driver_info = QETH_CARD_TYPE_OSX},
  4463. {},
  4464. };
  4465. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  4466. static struct ccw_driver qeth_ccw_driver = {
  4467. .driver = {
  4468. .owner = THIS_MODULE,
  4469. .name = "qeth",
  4470. },
  4471. .ids = qeth_ids,
  4472. .probe = ccwgroup_probe_ccwdev,
  4473. .remove = ccwgroup_remove_ccwdev,
  4474. };
  4475. int qeth_core_hardsetup_card(struct qeth_card *card)
  4476. {
  4477. int retries = 3;
  4478. int rc;
  4479. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  4480. atomic_set(&card->force_alloc_skb, 0);
  4481. qeth_update_from_chp_desc(card);
  4482. retry:
  4483. if (retries < 3)
  4484. QETH_DBF_MESSAGE(2, "%s Retrying to do IDX activates.\n",
  4485. dev_name(&card->gdev->dev));
  4486. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  4487. ccw_device_set_offline(CARD_DDEV(card));
  4488. ccw_device_set_offline(CARD_WDEV(card));
  4489. ccw_device_set_offline(CARD_RDEV(card));
  4490. qdio_free(CARD_DDEV(card));
  4491. rc = ccw_device_set_online(CARD_RDEV(card));
  4492. if (rc)
  4493. goto retriable;
  4494. rc = ccw_device_set_online(CARD_WDEV(card));
  4495. if (rc)
  4496. goto retriable;
  4497. rc = ccw_device_set_online(CARD_DDEV(card));
  4498. if (rc)
  4499. goto retriable;
  4500. retriable:
  4501. if (rc == -ERESTARTSYS) {
  4502. QETH_DBF_TEXT(SETUP, 2, "break1");
  4503. return rc;
  4504. } else if (rc) {
  4505. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  4506. if (--retries < 0)
  4507. goto out;
  4508. else
  4509. goto retry;
  4510. }
  4511. qeth_determine_capabilities(card);
  4512. qeth_init_tokens(card);
  4513. qeth_init_func_level(card);
  4514. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  4515. if (rc == -ERESTARTSYS) {
  4516. QETH_DBF_TEXT(SETUP, 2, "break2");
  4517. return rc;
  4518. } else if (rc) {
  4519. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4520. if (--retries < 0)
  4521. goto out;
  4522. else
  4523. goto retry;
  4524. }
  4525. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  4526. if (rc == -ERESTARTSYS) {
  4527. QETH_DBF_TEXT(SETUP, 2, "break3");
  4528. return rc;
  4529. } else if (rc) {
  4530. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  4531. if (--retries < 0)
  4532. goto out;
  4533. else
  4534. goto retry;
  4535. }
  4536. card->read_or_write_problem = 0;
  4537. rc = qeth_mpc_initialize(card);
  4538. if (rc) {
  4539. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  4540. goto out;
  4541. }
  4542. rc = qeth_send_startlan(card);
  4543. if (rc) {
  4544. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  4545. if (rc == IPA_RC_LAN_OFFLINE) {
  4546. dev_warn(&card->gdev->dev,
  4547. "The LAN is offline\n");
  4548. card->lan_online = 0;
  4549. } else {
  4550. rc = -ENODEV;
  4551. goto out;
  4552. }
  4553. } else
  4554. card->lan_online = 1;
  4555. card->options.ipa4.supported_funcs = 0;
  4556. card->options.ipa6.supported_funcs = 0;
  4557. card->options.adp.supported_funcs = 0;
  4558. card->options.sbp.supported_funcs = 0;
  4559. card->info.diagass_support = 0;
  4560. rc = qeth_query_ipassists(card, QETH_PROT_IPV4);
  4561. if (rc == -ENOMEM)
  4562. goto out;
  4563. if (qeth_is_supported(card, IPA_SETADAPTERPARMS)) {
  4564. rc = qeth_query_setadapterparms(card);
  4565. if (rc < 0) {
  4566. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  4567. goto out;
  4568. }
  4569. }
  4570. if (qeth_adp_supported(card, IPA_SETADP_SET_DIAG_ASSIST)) {
  4571. rc = qeth_query_setdiagass(card);
  4572. if (rc < 0) {
  4573. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  4574. goto out;
  4575. }
  4576. }
  4577. return 0;
  4578. out:
  4579. dev_warn(&card->gdev->dev, "The qeth device driver failed to recover "
  4580. "an error on the device\n");
  4581. QETH_DBF_MESSAGE(2, "%s Initialization in hardsetup failed! rc=%d\n",
  4582. dev_name(&card->gdev->dev), rc);
  4583. return rc;
  4584. }
  4585. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  4586. static inline int qeth_create_skb_frag(struct qeth_qdio_buffer *qethbuffer,
  4587. struct qdio_buffer_element *element,
  4588. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  4589. {
  4590. struct page *page = virt_to_page(element->addr);
  4591. if (*pskb == NULL) {
  4592. if (qethbuffer->rx_skb) {
  4593. /* only if qeth_card.options.cq == QETH_CQ_ENABLED */
  4594. *pskb = qethbuffer->rx_skb;
  4595. qethbuffer->rx_skb = NULL;
  4596. } else {
  4597. *pskb = dev_alloc_skb(QETH_RX_PULL_LEN + ETH_HLEN);
  4598. if (!(*pskb))
  4599. return -ENOMEM;
  4600. }
  4601. skb_reserve(*pskb, ETH_HLEN);
  4602. if (data_len <= QETH_RX_PULL_LEN) {
  4603. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  4604. data_len);
  4605. } else {
  4606. get_page(page);
  4607. memcpy(skb_put(*pskb, QETH_RX_PULL_LEN),
  4608. element->addr + offset, QETH_RX_PULL_LEN);
  4609. skb_fill_page_desc(*pskb, *pfrag, page,
  4610. offset + QETH_RX_PULL_LEN,
  4611. data_len - QETH_RX_PULL_LEN);
  4612. (*pskb)->data_len += data_len - QETH_RX_PULL_LEN;
  4613. (*pskb)->len += data_len - QETH_RX_PULL_LEN;
  4614. (*pskb)->truesize += data_len - QETH_RX_PULL_LEN;
  4615. (*pfrag)++;
  4616. }
  4617. } else {
  4618. get_page(page);
  4619. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  4620. (*pskb)->data_len += data_len;
  4621. (*pskb)->len += data_len;
  4622. (*pskb)->truesize += data_len;
  4623. (*pfrag)++;
  4624. }
  4625. return 0;
  4626. }
  4627. static inline int qeth_is_last_sbale(struct qdio_buffer_element *sbale)
  4628. {
  4629. return (sbale->eflags & SBAL_EFLAGS_LAST_ENTRY);
  4630. }
  4631. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  4632. struct qeth_qdio_buffer *qethbuffer,
  4633. struct qdio_buffer_element **__element, int *__offset,
  4634. struct qeth_hdr **hdr)
  4635. {
  4636. struct qdio_buffer_element *element = *__element;
  4637. struct qdio_buffer *buffer = qethbuffer->buffer;
  4638. int offset = *__offset;
  4639. struct sk_buff *skb = NULL;
  4640. int skb_len = 0;
  4641. void *data_ptr;
  4642. int data_len;
  4643. int headroom = 0;
  4644. int use_rx_sg = 0;
  4645. int frag = 0;
  4646. /* qeth_hdr must not cross element boundaries */
  4647. if (element->length < offset + sizeof(struct qeth_hdr)) {
  4648. if (qeth_is_last_sbale(element))
  4649. return NULL;
  4650. element++;
  4651. offset = 0;
  4652. if (element->length < sizeof(struct qeth_hdr))
  4653. return NULL;
  4654. }
  4655. *hdr = element->addr + offset;
  4656. offset += sizeof(struct qeth_hdr);
  4657. switch ((*hdr)->hdr.l2.id) {
  4658. case QETH_HEADER_TYPE_LAYER2:
  4659. skb_len = (*hdr)->hdr.l2.pkt_length;
  4660. break;
  4661. case QETH_HEADER_TYPE_LAYER3:
  4662. skb_len = (*hdr)->hdr.l3.length;
  4663. headroom = ETH_HLEN;
  4664. break;
  4665. case QETH_HEADER_TYPE_OSN:
  4666. skb_len = (*hdr)->hdr.osn.pdu_length;
  4667. headroom = sizeof(struct qeth_hdr);
  4668. break;
  4669. default:
  4670. break;
  4671. }
  4672. if (!skb_len)
  4673. return NULL;
  4674. if (((skb_len >= card->options.rx_sg_cb) &&
  4675. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  4676. (!atomic_read(&card->force_alloc_skb))) ||
  4677. (card->options.cq == QETH_CQ_ENABLED)) {
  4678. use_rx_sg = 1;
  4679. } else {
  4680. skb = dev_alloc_skb(skb_len + headroom);
  4681. if (!skb)
  4682. goto no_mem;
  4683. if (headroom)
  4684. skb_reserve(skb, headroom);
  4685. }
  4686. data_ptr = element->addr + offset;
  4687. while (skb_len) {
  4688. data_len = min(skb_len, (int)(element->length - offset));
  4689. if (data_len) {
  4690. if (use_rx_sg) {
  4691. if (qeth_create_skb_frag(qethbuffer, element,
  4692. &skb, offset, &frag, data_len))
  4693. goto no_mem;
  4694. } else {
  4695. memcpy(skb_put(skb, data_len), data_ptr,
  4696. data_len);
  4697. }
  4698. }
  4699. skb_len -= data_len;
  4700. if (skb_len) {
  4701. if (qeth_is_last_sbale(element)) {
  4702. QETH_CARD_TEXT(card, 4, "unexeob");
  4703. QETH_CARD_HEX(card, 2, buffer, sizeof(void *));
  4704. dev_kfree_skb_any(skb);
  4705. card->stats.rx_errors++;
  4706. return NULL;
  4707. }
  4708. element++;
  4709. offset = 0;
  4710. data_ptr = element->addr;
  4711. } else {
  4712. offset += data_len;
  4713. }
  4714. }
  4715. *__element = element;
  4716. *__offset = offset;
  4717. if (use_rx_sg && card->options.performance_stats) {
  4718. card->perf_stats.sg_skbs_rx++;
  4719. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  4720. }
  4721. return skb;
  4722. no_mem:
  4723. if (net_ratelimit()) {
  4724. QETH_CARD_TEXT(card, 2, "noskbmem");
  4725. }
  4726. card->stats.rx_dropped++;
  4727. return NULL;
  4728. }
  4729. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  4730. int qeth_setassparms_cb(struct qeth_card *card,
  4731. struct qeth_reply *reply, unsigned long data)
  4732. {
  4733. struct qeth_ipa_cmd *cmd;
  4734. QETH_CARD_TEXT(card, 4, "defadpcb");
  4735. cmd = (struct qeth_ipa_cmd *) data;
  4736. if (cmd->hdr.return_code == 0) {
  4737. cmd->hdr.return_code = cmd->data.setassparms.hdr.return_code;
  4738. if (cmd->hdr.prot_version == QETH_PROT_IPV4)
  4739. card->options.ipa4.enabled_funcs = cmd->hdr.ipa_enabled;
  4740. if (cmd->hdr.prot_version == QETH_PROT_IPV6)
  4741. card->options.ipa6.enabled_funcs = cmd->hdr.ipa_enabled;
  4742. }
  4743. return 0;
  4744. }
  4745. EXPORT_SYMBOL_GPL(qeth_setassparms_cb);
  4746. struct qeth_cmd_buffer *qeth_get_setassparms_cmd(struct qeth_card *card,
  4747. enum qeth_ipa_funcs ipa_func,
  4748. __u16 cmd_code, __u16 len,
  4749. enum qeth_prot_versions prot)
  4750. {
  4751. struct qeth_cmd_buffer *iob;
  4752. struct qeth_ipa_cmd *cmd;
  4753. QETH_CARD_TEXT(card, 4, "getasscm");
  4754. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETASSPARMS, prot);
  4755. if (iob) {
  4756. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4757. cmd->data.setassparms.hdr.assist_no = ipa_func;
  4758. cmd->data.setassparms.hdr.length = 8 + len;
  4759. cmd->data.setassparms.hdr.command_code = cmd_code;
  4760. cmd->data.setassparms.hdr.return_code = 0;
  4761. cmd->data.setassparms.hdr.seq_no = 0;
  4762. }
  4763. return iob;
  4764. }
  4765. EXPORT_SYMBOL_GPL(qeth_get_setassparms_cmd);
  4766. int qeth_send_setassparms(struct qeth_card *card,
  4767. struct qeth_cmd_buffer *iob, __u16 len, long data,
  4768. int (*reply_cb)(struct qeth_card *,
  4769. struct qeth_reply *, unsigned long),
  4770. void *reply_param)
  4771. {
  4772. int rc;
  4773. struct qeth_ipa_cmd *cmd;
  4774. QETH_CARD_TEXT(card, 4, "sendassp");
  4775. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  4776. if (len <= sizeof(__u32))
  4777. cmd->data.setassparms.data.flags_32bit = (__u32) data;
  4778. else /* (len > sizeof(__u32)) */
  4779. memcpy(&cmd->data.setassparms.data, (void *) data, len);
  4780. rc = qeth_send_ipa_cmd(card, iob, reply_cb, reply_param);
  4781. return rc;
  4782. }
  4783. EXPORT_SYMBOL_GPL(qeth_send_setassparms);
  4784. int qeth_send_simple_setassparms(struct qeth_card *card,
  4785. enum qeth_ipa_funcs ipa_func,
  4786. __u16 cmd_code, long data)
  4787. {
  4788. int rc;
  4789. int length = 0;
  4790. struct qeth_cmd_buffer *iob;
  4791. QETH_CARD_TEXT(card, 4, "simassp4");
  4792. if (data)
  4793. length = sizeof(__u32);
  4794. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  4795. length, QETH_PROT_IPV4);
  4796. if (!iob)
  4797. return -ENOMEM;
  4798. rc = qeth_send_setassparms(card, iob, length, data,
  4799. qeth_setassparms_cb, NULL);
  4800. return rc;
  4801. }
  4802. EXPORT_SYMBOL_GPL(qeth_send_simple_setassparms);
  4803. static void qeth_unregister_dbf_views(void)
  4804. {
  4805. int x;
  4806. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4807. debug_unregister(qeth_dbf[x].id);
  4808. qeth_dbf[x].id = NULL;
  4809. }
  4810. }
  4811. void qeth_dbf_longtext(debug_info_t *id, int level, char *fmt, ...)
  4812. {
  4813. char dbf_txt_buf[32];
  4814. va_list args;
  4815. if (!debug_level_enabled(id, level))
  4816. return;
  4817. va_start(args, fmt);
  4818. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  4819. va_end(args);
  4820. debug_text_event(id, level, dbf_txt_buf);
  4821. }
  4822. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  4823. static int qeth_register_dbf_views(void)
  4824. {
  4825. int ret;
  4826. int x;
  4827. for (x = 0; x < QETH_DBF_INFOS; x++) {
  4828. /* register the areas */
  4829. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  4830. qeth_dbf[x].pages,
  4831. qeth_dbf[x].areas,
  4832. qeth_dbf[x].len);
  4833. if (qeth_dbf[x].id == NULL) {
  4834. qeth_unregister_dbf_views();
  4835. return -ENOMEM;
  4836. }
  4837. /* register a view */
  4838. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  4839. if (ret) {
  4840. qeth_unregister_dbf_views();
  4841. return ret;
  4842. }
  4843. /* set a passing level */
  4844. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  4845. }
  4846. return 0;
  4847. }
  4848. int qeth_core_load_discipline(struct qeth_card *card,
  4849. enum qeth_discipline_id discipline)
  4850. {
  4851. int rc = 0;
  4852. mutex_lock(&qeth_mod_mutex);
  4853. switch (discipline) {
  4854. case QETH_DISCIPLINE_LAYER3:
  4855. card->discipline = try_then_request_module(
  4856. symbol_get(qeth_l3_discipline), "qeth_l3");
  4857. break;
  4858. case QETH_DISCIPLINE_LAYER2:
  4859. card->discipline = try_then_request_module(
  4860. symbol_get(qeth_l2_discipline), "qeth_l2");
  4861. break;
  4862. }
  4863. if (!card->discipline) {
  4864. dev_err(&card->gdev->dev, "There is no kernel module to "
  4865. "support discipline %d\n", discipline);
  4866. rc = -EINVAL;
  4867. }
  4868. mutex_unlock(&qeth_mod_mutex);
  4869. return rc;
  4870. }
  4871. void qeth_core_free_discipline(struct qeth_card *card)
  4872. {
  4873. if (card->options.layer2)
  4874. symbol_put(qeth_l2_discipline);
  4875. else
  4876. symbol_put(qeth_l3_discipline);
  4877. card->discipline = NULL;
  4878. }
  4879. static const struct device_type qeth_generic_devtype = {
  4880. .name = "qeth_generic",
  4881. .groups = qeth_generic_attr_groups,
  4882. };
  4883. static const struct device_type qeth_osn_devtype = {
  4884. .name = "qeth_osn",
  4885. .groups = qeth_osn_attr_groups,
  4886. };
  4887. #define DBF_NAME_LEN 20
  4888. struct qeth_dbf_entry {
  4889. char dbf_name[DBF_NAME_LEN];
  4890. debug_info_t *dbf_info;
  4891. struct list_head dbf_list;
  4892. };
  4893. static LIST_HEAD(qeth_dbf_list);
  4894. static DEFINE_MUTEX(qeth_dbf_list_mutex);
  4895. static debug_info_t *qeth_get_dbf_entry(char *name)
  4896. {
  4897. struct qeth_dbf_entry *entry;
  4898. debug_info_t *rc = NULL;
  4899. mutex_lock(&qeth_dbf_list_mutex);
  4900. list_for_each_entry(entry, &qeth_dbf_list, dbf_list) {
  4901. if (strcmp(entry->dbf_name, name) == 0) {
  4902. rc = entry->dbf_info;
  4903. break;
  4904. }
  4905. }
  4906. mutex_unlock(&qeth_dbf_list_mutex);
  4907. return rc;
  4908. }
  4909. static int qeth_add_dbf_entry(struct qeth_card *card, char *name)
  4910. {
  4911. struct qeth_dbf_entry *new_entry;
  4912. card->debug = debug_register(name, 2, 1, 8);
  4913. if (!card->debug) {
  4914. QETH_DBF_TEXT_(SETUP, 2, "%s", "qcdbf");
  4915. goto err;
  4916. }
  4917. if (debug_register_view(card->debug, &debug_hex_ascii_view))
  4918. goto err_dbg;
  4919. new_entry = kzalloc(sizeof(struct qeth_dbf_entry), GFP_KERNEL);
  4920. if (!new_entry)
  4921. goto err_dbg;
  4922. strncpy(new_entry->dbf_name, name, DBF_NAME_LEN);
  4923. new_entry->dbf_info = card->debug;
  4924. mutex_lock(&qeth_dbf_list_mutex);
  4925. list_add(&new_entry->dbf_list, &qeth_dbf_list);
  4926. mutex_unlock(&qeth_dbf_list_mutex);
  4927. return 0;
  4928. err_dbg:
  4929. debug_unregister(card->debug);
  4930. err:
  4931. return -ENOMEM;
  4932. }
  4933. static void qeth_clear_dbf_list(void)
  4934. {
  4935. struct qeth_dbf_entry *entry, *tmp;
  4936. mutex_lock(&qeth_dbf_list_mutex);
  4937. list_for_each_entry_safe(entry, tmp, &qeth_dbf_list, dbf_list) {
  4938. list_del(&entry->dbf_list);
  4939. debug_unregister(entry->dbf_info);
  4940. kfree(entry);
  4941. }
  4942. mutex_unlock(&qeth_dbf_list_mutex);
  4943. }
  4944. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  4945. {
  4946. struct qeth_card *card;
  4947. struct device *dev;
  4948. int rc;
  4949. unsigned long flags;
  4950. char dbf_name[DBF_NAME_LEN];
  4951. QETH_DBF_TEXT(SETUP, 2, "probedev");
  4952. dev = &gdev->dev;
  4953. if (!get_device(dev))
  4954. return -ENODEV;
  4955. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  4956. card = qeth_alloc_card();
  4957. if (!card) {
  4958. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  4959. rc = -ENOMEM;
  4960. goto err_dev;
  4961. }
  4962. snprintf(dbf_name, sizeof(dbf_name), "qeth_card_%s",
  4963. dev_name(&gdev->dev));
  4964. card->debug = qeth_get_dbf_entry(dbf_name);
  4965. if (!card->debug) {
  4966. rc = qeth_add_dbf_entry(card, dbf_name);
  4967. if (rc)
  4968. goto err_card;
  4969. }
  4970. card->read.ccwdev = gdev->cdev[0];
  4971. card->write.ccwdev = gdev->cdev[1];
  4972. card->data.ccwdev = gdev->cdev[2];
  4973. dev_set_drvdata(&gdev->dev, card);
  4974. card->gdev = gdev;
  4975. gdev->cdev[0]->handler = qeth_irq;
  4976. gdev->cdev[1]->handler = qeth_irq;
  4977. gdev->cdev[2]->handler = qeth_irq;
  4978. rc = qeth_determine_card_type(card);
  4979. if (rc) {
  4980. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  4981. goto err_card;
  4982. }
  4983. rc = qeth_setup_card(card);
  4984. if (rc) {
  4985. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  4986. goto err_card;
  4987. }
  4988. if (card->info.type == QETH_CARD_TYPE_OSN)
  4989. gdev->dev.type = &qeth_osn_devtype;
  4990. else
  4991. gdev->dev.type = &qeth_generic_devtype;
  4992. switch (card->info.type) {
  4993. case QETH_CARD_TYPE_OSN:
  4994. case QETH_CARD_TYPE_OSM:
  4995. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  4996. if (rc)
  4997. goto err_card;
  4998. rc = card->discipline->setup(card->gdev);
  4999. if (rc)
  5000. goto err_disc;
  5001. case QETH_CARD_TYPE_OSD:
  5002. case QETH_CARD_TYPE_OSX:
  5003. default:
  5004. break;
  5005. }
  5006. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  5007. list_add_tail(&card->list, &qeth_core_card_list.list);
  5008. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  5009. qeth_determine_capabilities(card);
  5010. return 0;
  5011. err_disc:
  5012. qeth_core_free_discipline(card);
  5013. err_card:
  5014. qeth_core_free_card(card);
  5015. err_dev:
  5016. put_device(dev);
  5017. return rc;
  5018. }
  5019. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  5020. {
  5021. unsigned long flags;
  5022. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5023. QETH_DBF_TEXT(SETUP, 2, "removedv");
  5024. if (card->discipline) {
  5025. card->discipline->remove(gdev);
  5026. qeth_core_free_discipline(card);
  5027. }
  5028. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  5029. list_del(&card->list);
  5030. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  5031. qeth_core_free_card(card);
  5032. dev_set_drvdata(&gdev->dev, NULL);
  5033. put_device(&gdev->dev);
  5034. return;
  5035. }
  5036. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  5037. {
  5038. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5039. int rc = 0;
  5040. int def_discipline;
  5041. if (!card->discipline) {
  5042. if (card->info.type == QETH_CARD_TYPE_IQD)
  5043. def_discipline = QETH_DISCIPLINE_LAYER3;
  5044. else
  5045. def_discipline = QETH_DISCIPLINE_LAYER2;
  5046. rc = qeth_core_load_discipline(card, def_discipline);
  5047. if (rc)
  5048. goto err;
  5049. rc = card->discipline->setup(card->gdev);
  5050. if (rc)
  5051. goto err;
  5052. }
  5053. rc = card->discipline->set_online(gdev);
  5054. err:
  5055. return rc;
  5056. }
  5057. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  5058. {
  5059. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5060. return card->discipline->set_offline(gdev);
  5061. }
  5062. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  5063. {
  5064. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5065. if (card->discipline && card->discipline->shutdown)
  5066. card->discipline->shutdown(gdev);
  5067. }
  5068. static int qeth_core_prepare(struct ccwgroup_device *gdev)
  5069. {
  5070. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5071. if (card->discipline && card->discipline->prepare)
  5072. return card->discipline->prepare(gdev);
  5073. return 0;
  5074. }
  5075. static void qeth_core_complete(struct ccwgroup_device *gdev)
  5076. {
  5077. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5078. if (card->discipline && card->discipline->complete)
  5079. card->discipline->complete(gdev);
  5080. }
  5081. static int qeth_core_freeze(struct ccwgroup_device *gdev)
  5082. {
  5083. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5084. if (card->discipline && card->discipline->freeze)
  5085. return card->discipline->freeze(gdev);
  5086. return 0;
  5087. }
  5088. static int qeth_core_thaw(struct ccwgroup_device *gdev)
  5089. {
  5090. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5091. if (card->discipline && card->discipline->thaw)
  5092. return card->discipline->thaw(gdev);
  5093. return 0;
  5094. }
  5095. static int qeth_core_restore(struct ccwgroup_device *gdev)
  5096. {
  5097. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  5098. if (card->discipline && card->discipline->restore)
  5099. return card->discipline->restore(gdev);
  5100. return 0;
  5101. }
  5102. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  5103. .driver = {
  5104. .owner = THIS_MODULE,
  5105. .name = "qeth",
  5106. },
  5107. .setup = qeth_core_probe_device,
  5108. .remove = qeth_core_remove_device,
  5109. .set_online = qeth_core_set_online,
  5110. .set_offline = qeth_core_set_offline,
  5111. .shutdown = qeth_core_shutdown,
  5112. .prepare = qeth_core_prepare,
  5113. .complete = qeth_core_complete,
  5114. .freeze = qeth_core_freeze,
  5115. .thaw = qeth_core_thaw,
  5116. .restore = qeth_core_restore,
  5117. };
  5118. static ssize_t qeth_core_driver_group_store(struct device_driver *ddrv,
  5119. const char *buf, size_t count)
  5120. {
  5121. int err;
  5122. err = ccwgroup_create_dev(qeth_core_root_dev,
  5123. &qeth_core_ccwgroup_driver, 3, buf);
  5124. return err ? err : count;
  5125. }
  5126. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  5127. static struct attribute *qeth_drv_attrs[] = {
  5128. &driver_attr_group.attr,
  5129. NULL,
  5130. };
  5131. static struct attribute_group qeth_drv_attr_group = {
  5132. .attrs = qeth_drv_attrs,
  5133. };
  5134. static const struct attribute_group *qeth_drv_attr_groups[] = {
  5135. &qeth_drv_attr_group,
  5136. NULL,
  5137. };
  5138. static struct {
  5139. const char str[ETH_GSTRING_LEN];
  5140. } qeth_ethtool_stats_keys[] = {
  5141. /* 0 */{"rx skbs"},
  5142. {"rx buffers"},
  5143. {"tx skbs"},
  5144. {"tx buffers"},
  5145. {"tx skbs no packing"},
  5146. {"tx buffers no packing"},
  5147. {"tx skbs packing"},
  5148. {"tx buffers packing"},
  5149. {"tx sg skbs"},
  5150. {"tx sg frags"},
  5151. /* 10 */{"rx sg skbs"},
  5152. {"rx sg frags"},
  5153. {"rx sg page allocs"},
  5154. {"tx large kbytes"},
  5155. {"tx large count"},
  5156. {"tx pk state ch n->p"},
  5157. {"tx pk state ch p->n"},
  5158. {"tx pk watermark low"},
  5159. {"tx pk watermark high"},
  5160. {"queue 0 buffer usage"},
  5161. /* 20 */{"queue 1 buffer usage"},
  5162. {"queue 2 buffer usage"},
  5163. {"queue 3 buffer usage"},
  5164. {"rx poll time"},
  5165. {"rx poll count"},
  5166. {"rx do_QDIO time"},
  5167. {"rx do_QDIO count"},
  5168. {"tx handler time"},
  5169. {"tx handler count"},
  5170. {"tx time"},
  5171. /* 30 */{"tx count"},
  5172. {"tx do_QDIO time"},
  5173. {"tx do_QDIO count"},
  5174. {"tx csum"},
  5175. {"tx lin"},
  5176. {"tx linfail"},
  5177. {"cq handler count"},
  5178. {"cq handler time"}
  5179. };
  5180. int qeth_core_get_sset_count(struct net_device *dev, int stringset)
  5181. {
  5182. switch (stringset) {
  5183. case ETH_SS_STATS:
  5184. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  5185. default:
  5186. return -EINVAL;
  5187. }
  5188. }
  5189. EXPORT_SYMBOL_GPL(qeth_core_get_sset_count);
  5190. void qeth_core_get_ethtool_stats(struct net_device *dev,
  5191. struct ethtool_stats *stats, u64 *data)
  5192. {
  5193. struct qeth_card *card = dev->ml_priv;
  5194. data[0] = card->stats.rx_packets -
  5195. card->perf_stats.initial_rx_packets;
  5196. data[1] = card->perf_stats.bufs_rec;
  5197. data[2] = card->stats.tx_packets -
  5198. card->perf_stats.initial_tx_packets;
  5199. data[3] = card->perf_stats.bufs_sent;
  5200. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  5201. - card->perf_stats.skbs_sent_pack;
  5202. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  5203. data[6] = card->perf_stats.skbs_sent_pack;
  5204. data[7] = card->perf_stats.bufs_sent_pack;
  5205. data[8] = card->perf_stats.sg_skbs_sent;
  5206. data[9] = card->perf_stats.sg_frags_sent;
  5207. data[10] = card->perf_stats.sg_skbs_rx;
  5208. data[11] = card->perf_stats.sg_frags_rx;
  5209. data[12] = card->perf_stats.sg_alloc_page_rx;
  5210. data[13] = (card->perf_stats.large_send_bytes >> 10);
  5211. data[14] = card->perf_stats.large_send_cnt;
  5212. data[15] = card->perf_stats.sc_dp_p;
  5213. data[16] = card->perf_stats.sc_p_dp;
  5214. data[17] = QETH_LOW_WATERMARK_PACK;
  5215. data[18] = QETH_HIGH_WATERMARK_PACK;
  5216. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  5217. data[20] = (card->qdio.no_out_queues > 1) ?
  5218. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  5219. data[21] = (card->qdio.no_out_queues > 2) ?
  5220. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  5221. data[22] = (card->qdio.no_out_queues > 3) ?
  5222. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  5223. data[23] = card->perf_stats.inbound_time;
  5224. data[24] = card->perf_stats.inbound_cnt;
  5225. data[25] = card->perf_stats.inbound_do_qdio_time;
  5226. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  5227. data[27] = card->perf_stats.outbound_handler_time;
  5228. data[28] = card->perf_stats.outbound_handler_cnt;
  5229. data[29] = card->perf_stats.outbound_time;
  5230. data[30] = card->perf_stats.outbound_cnt;
  5231. data[31] = card->perf_stats.outbound_do_qdio_time;
  5232. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  5233. data[33] = card->perf_stats.tx_csum;
  5234. data[34] = card->perf_stats.tx_lin;
  5235. data[35] = card->perf_stats.tx_linfail;
  5236. data[36] = card->perf_stats.cq_cnt;
  5237. data[37] = card->perf_stats.cq_time;
  5238. }
  5239. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  5240. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  5241. {
  5242. switch (stringset) {
  5243. case ETH_SS_STATS:
  5244. memcpy(data, &qeth_ethtool_stats_keys,
  5245. sizeof(qeth_ethtool_stats_keys));
  5246. break;
  5247. default:
  5248. WARN_ON(1);
  5249. break;
  5250. }
  5251. }
  5252. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  5253. void qeth_core_get_drvinfo(struct net_device *dev,
  5254. struct ethtool_drvinfo *info)
  5255. {
  5256. struct qeth_card *card = dev->ml_priv;
  5257. strlcpy(info->driver, card->options.layer2 ? "qeth_l2" : "qeth_l3",
  5258. sizeof(info->driver));
  5259. strlcpy(info->version, "1.0", sizeof(info->version));
  5260. strlcpy(info->fw_version, card->info.mcl_level,
  5261. sizeof(info->fw_version));
  5262. snprintf(info->bus_info, sizeof(info->bus_info), "%s/%s/%s",
  5263. CARD_RDEV_ID(card), CARD_WDEV_ID(card), CARD_DDEV_ID(card));
  5264. }
  5265. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  5266. /* Helper function to fill 'advertizing' and 'supported' which are the same. */
  5267. /* Autoneg and full-duplex are supported and advertized uncondionally. */
  5268. /* Always advertize and support all speeds up to specified, and only one */
  5269. /* specified port type. */
  5270. static void qeth_set_ecmd_adv_sup(struct ethtool_cmd *ecmd,
  5271. int maxspeed, int porttype)
  5272. {
  5273. int port_sup, port_adv, spd_sup, spd_adv;
  5274. switch (porttype) {
  5275. case PORT_TP:
  5276. port_sup = SUPPORTED_TP;
  5277. port_adv = ADVERTISED_TP;
  5278. break;
  5279. case PORT_FIBRE:
  5280. port_sup = SUPPORTED_FIBRE;
  5281. port_adv = ADVERTISED_FIBRE;
  5282. break;
  5283. default:
  5284. port_sup = SUPPORTED_TP;
  5285. port_adv = ADVERTISED_TP;
  5286. WARN_ON_ONCE(1);
  5287. }
  5288. /* "Fallthrough" case'es ordered from high to low result in setting */
  5289. /* flags cumulatively, starting from the specified speed and down to */
  5290. /* the lowest possible. */
  5291. spd_sup = 0;
  5292. spd_adv = 0;
  5293. switch (maxspeed) {
  5294. case SPEED_10000:
  5295. spd_sup |= SUPPORTED_10000baseT_Full;
  5296. spd_adv |= ADVERTISED_10000baseT_Full;
  5297. case SPEED_1000:
  5298. spd_sup |= SUPPORTED_1000baseT_Half | SUPPORTED_1000baseT_Full;
  5299. spd_adv |= ADVERTISED_1000baseT_Half |
  5300. ADVERTISED_1000baseT_Full;
  5301. case SPEED_100:
  5302. spd_sup |= SUPPORTED_100baseT_Half | SUPPORTED_100baseT_Full;
  5303. spd_adv |= ADVERTISED_100baseT_Half | ADVERTISED_100baseT_Full;
  5304. case SPEED_10:
  5305. spd_sup |= SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full;
  5306. spd_adv |= ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full;
  5307. break;
  5308. default:
  5309. spd_sup = SUPPORTED_10baseT_Half | SUPPORTED_10baseT_Full;
  5310. spd_adv = ADVERTISED_10baseT_Half | ADVERTISED_10baseT_Full;
  5311. WARN_ON_ONCE(1);
  5312. }
  5313. ecmd->advertising = ADVERTISED_Autoneg | port_adv | spd_adv;
  5314. ecmd->supported = SUPPORTED_Autoneg | port_sup | spd_sup;
  5315. }
  5316. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  5317. struct ethtool_cmd *ecmd)
  5318. {
  5319. struct qeth_card *card = netdev->ml_priv;
  5320. enum qeth_link_types link_type;
  5321. struct carrier_info carrier_info;
  5322. int rc;
  5323. u32 speed;
  5324. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  5325. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  5326. else
  5327. link_type = card->info.link_type;
  5328. ecmd->transceiver = XCVR_INTERNAL;
  5329. ecmd->duplex = DUPLEX_FULL;
  5330. ecmd->autoneg = AUTONEG_ENABLE;
  5331. switch (link_type) {
  5332. case QETH_LINK_TYPE_FAST_ETH:
  5333. case QETH_LINK_TYPE_LANE_ETH100:
  5334. qeth_set_ecmd_adv_sup(ecmd, SPEED_100, PORT_TP);
  5335. speed = SPEED_100;
  5336. ecmd->port = PORT_TP;
  5337. break;
  5338. case QETH_LINK_TYPE_GBIT_ETH:
  5339. case QETH_LINK_TYPE_LANE_ETH1000:
  5340. qeth_set_ecmd_adv_sup(ecmd, SPEED_1000, PORT_FIBRE);
  5341. speed = SPEED_1000;
  5342. ecmd->port = PORT_FIBRE;
  5343. break;
  5344. case QETH_LINK_TYPE_10GBIT_ETH:
  5345. qeth_set_ecmd_adv_sup(ecmd, SPEED_10000, PORT_FIBRE);
  5346. speed = SPEED_10000;
  5347. ecmd->port = PORT_FIBRE;
  5348. break;
  5349. default:
  5350. qeth_set_ecmd_adv_sup(ecmd, SPEED_10, PORT_TP);
  5351. speed = SPEED_10;
  5352. ecmd->port = PORT_TP;
  5353. }
  5354. ethtool_cmd_speed_set(ecmd, speed);
  5355. /* Check if we can obtain more accurate information. */
  5356. /* If QUERY_CARD_INFO command is not supported or fails, */
  5357. /* just return the heuristics that was filled above. */
  5358. if (!qeth_card_hw_is_reachable(card))
  5359. return -ENODEV;
  5360. rc = qeth_query_card_info(card, &carrier_info);
  5361. if (rc == -EOPNOTSUPP) /* for old hardware, return heuristic */
  5362. return 0;
  5363. if (rc) /* report error from the hardware operation */
  5364. return rc;
  5365. /* on success, fill in the information got from the hardware */
  5366. netdev_dbg(netdev,
  5367. "card info: card_type=0x%02x, port_mode=0x%04x, port_speed=0x%08x\n",
  5368. carrier_info.card_type,
  5369. carrier_info.port_mode,
  5370. carrier_info.port_speed);
  5371. /* Update attributes for which we've obtained more authoritative */
  5372. /* information, leave the rest the way they where filled above. */
  5373. switch (carrier_info.card_type) {
  5374. case CARD_INFO_TYPE_1G_COPPER_A:
  5375. case CARD_INFO_TYPE_1G_COPPER_B:
  5376. qeth_set_ecmd_adv_sup(ecmd, SPEED_1000, PORT_TP);
  5377. ecmd->port = PORT_TP;
  5378. break;
  5379. case CARD_INFO_TYPE_1G_FIBRE_A:
  5380. case CARD_INFO_TYPE_1G_FIBRE_B:
  5381. qeth_set_ecmd_adv_sup(ecmd, SPEED_1000, PORT_FIBRE);
  5382. ecmd->port = PORT_FIBRE;
  5383. break;
  5384. case CARD_INFO_TYPE_10G_FIBRE_A:
  5385. case CARD_INFO_TYPE_10G_FIBRE_B:
  5386. qeth_set_ecmd_adv_sup(ecmd, SPEED_10000, PORT_FIBRE);
  5387. ecmd->port = PORT_FIBRE;
  5388. break;
  5389. }
  5390. switch (carrier_info.port_mode) {
  5391. case CARD_INFO_PORTM_FULLDUPLEX:
  5392. ecmd->duplex = DUPLEX_FULL;
  5393. break;
  5394. case CARD_INFO_PORTM_HALFDUPLEX:
  5395. ecmd->duplex = DUPLEX_HALF;
  5396. break;
  5397. }
  5398. switch (carrier_info.port_speed) {
  5399. case CARD_INFO_PORTS_10M:
  5400. speed = SPEED_10;
  5401. break;
  5402. case CARD_INFO_PORTS_100M:
  5403. speed = SPEED_100;
  5404. break;
  5405. case CARD_INFO_PORTS_1G:
  5406. speed = SPEED_1000;
  5407. break;
  5408. case CARD_INFO_PORTS_10G:
  5409. speed = SPEED_10000;
  5410. break;
  5411. }
  5412. ethtool_cmd_speed_set(ecmd, speed);
  5413. return 0;
  5414. }
  5415. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  5416. /* Callback to handle checksum offload command reply from OSA card.
  5417. * Verify that required features have been enabled on the card.
  5418. * Return error in hdr->return_code as this value is checked by caller.
  5419. *
  5420. * Always returns zero to indicate no further messages from the OSA card.
  5421. */
  5422. static int qeth_ipa_checksum_run_cmd_cb(struct qeth_card *card,
  5423. struct qeth_reply *reply,
  5424. unsigned long data)
  5425. {
  5426. struct qeth_ipa_cmd *cmd = (struct qeth_ipa_cmd *) data;
  5427. struct qeth_checksum_cmd *chksum_cb =
  5428. (struct qeth_checksum_cmd *)reply->param;
  5429. QETH_CARD_TEXT(card, 4, "chkdoccb");
  5430. if (cmd->hdr.return_code)
  5431. return 0;
  5432. memset(chksum_cb, 0, sizeof(*chksum_cb));
  5433. if (cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_START) {
  5434. chksum_cb->supported =
  5435. cmd->data.setassparms.data.chksum.supported;
  5436. QETH_CARD_TEXT_(card, 3, "strt:%x", chksum_cb->supported);
  5437. }
  5438. if (cmd->data.setassparms.hdr.command_code == IPA_CMD_ASS_ENABLE) {
  5439. chksum_cb->supported =
  5440. cmd->data.setassparms.data.chksum.supported;
  5441. chksum_cb->enabled =
  5442. cmd->data.setassparms.data.chksum.enabled;
  5443. QETH_CARD_TEXT_(card, 3, "supp:%x", chksum_cb->supported);
  5444. QETH_CARD_TEXT_(card, 3, "enab:%x", chksum_cb->enabled);
  5445. }
  5446. return 0;
  5447. }
  5448. /* Send command to OSA card and check results. */
  5449. static int qeth_ipa_checksum_run_cmd(struct qeth_card *card,
  5450. enum qeth_ipa_funcs ipa_func,
  5451. __u16 cmd_code, long data,
  5452. struct qeth_checksum_cmd *chksum_cb)
  5453. {
  5454. struct qeth_cmd_buffer *iob;
  5455. int rc = -ENOMEM;
  5456. QETH_CARD_TEXT(card, 4, "chkdocmd");
  5457. iob = qeth_get_setassparms_cmd(card, ipa_func, cmd_code,
  5458. sizeof(__u32), QETH_PROT_IPV4);
  5459. if (iob)
  5460. rc = qeth_send_setassparms(card, iob, sizeof(__u32), data,
  5461. qeth_ipa_checksum_run_cmd_cb,
  5462. chksum_cb);
  5463. return rc;
  5464. }
  5465. static int qeth_send_checksum_on(struct qeth_card *card, int cstype)
  5466. {
  5467. const __u32 required_features = QETH_IPA_CHECKSUM_IP_HDR |
  5468. QETH_IPA_CHECKSUM_UDP |
  5469. QETH_IPA_CHECKSUM_TCP;
  5470. struct qeth_checksum_cmd chksum_cb;
  5471. int rc;
  5472. rc = qeth_ipa_checksum_run_cmd(card, cstype, IPA_CMD_ASS_START, 0,
  5473. &chksum_cb);
  5474. if (!rc) {
  5475. if ((required_features & chksum_cb.supported) !=
  5476. required_features)
  5477. rc = -EIO;
  5478. else if (!(QETH_IPA_CHECKSUM_LP2LP & chksum_cb.supported) &&
  5479. cstype == IPA_INBOUND_CHECKSUM)
  5480. dev_warn(&card->gdev->dev,
  5481. "Hardware checksumming is performed only if %s and its peer use different OSA Express 3 ports\n",
  5482. QETH_CARD_IFNAME(card));
  5483. }
  5484. if (rc) {
  5485. qeth_send_simple_setassparms(card, cstype, IPA_CMD_ASS_STOP, 0);
  5486. dev_warn(&card->gdev->dev,
  5487. "Starting HW checksumming for %s failed, using SW checksumming\n",
  5488. QETH_CARD_IFNAME(card));
  5489. return rc;
  5490. }
  5491. rc = qeth_ipa_checksum_run_cmd(card, cstype, IPA_CMD_ASS_ENABLE,
  5492. chksum_cb.supported, &chksum_cb);
  5493. if (!rc) {
  5494. if ((required_features & chksum_cb.enabled) !=
  5495. required_features)
  5496. rc = -EIO;
  5497. }
  5498. if (rc) {
  5499. qeth_send_simple_setassparms(card, cstype, IPA_CMD_ASS_STOP, 0);
  5500. dev_warn(&card->gdev->dev,
  5501. "Enabling HW checksumming for %s failed, using SW checksumming\n",
  5502. QETH_CARD_IFNAME(card));
  5503. return rc;
  5504. }
  5505. dev_info(&card->gdev->dev, "HW Checksumming (%sbound) enabled\n",
  5506. cstype == IPA_INBOUND_CHECKSUM ? "in" : "out");
  5507. return 0;
  5508. }
  5509. static int qeth_set_ipa_csum(struct qeth_card *card, int on, int cstype)
  5510. {
  5511. int rc = (on) ? qeth_send_checksum_on(card, cstype)
  5512. : qeth_send_simple_setassparms(card, cstype,
  5513. IPA_CMD_ASS_STOP, 0);
  5514. return rc ? -EIO : 0;
  5515. }
  5516. static int qeth_set_ipa_tso(struct qeth_card *card, int on)
  5517. {
  5518. int rc;
  5519. QETH_CARD_TEXT(card, 3, "sttso");
  5520. if (on) {
  5521. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  5522. IPA_CMD_ASS_START, 0);
  5523. if (rc) {
  5524. dev_warn(&card->gdev->dev,
  5525. "Starting outbound TCP segmentation offload for %s failed\n",
  5526. QETH_CARD_IFNAME(card));
  5527. return -EIO;
  5528. }
  5529. dev_info(&card->gdev->dev, "Outbound TSO enabled\n");
  5530. } else {
  5531. rc = qeth_send_simple_setassparms(card, IPA_OUTBOUND_TSO,
  5532. IPA_CMD_ASS_STOP, 0);
  5533. }
  5534. return rc;
  5535. }
  5536. /* try to restore device features on a device after recovery */
  5537. int qeth_recover_features(struct net_device *dev)
  5538. {
  5539. struct qeth_card *card = dev->ml_priv;
  5540. netdev_features_t recover = dev->features;
  5541. if (recover & NETIF_F_IP_CSUM) {
  5542. if (qeth_set_ipa_csum(card, 1, IPA_OUTBOUND_CHECKSUM))
  5543. recover ^= NETIF_F_IP_CSUM;
  5544. }
  5545. if (recover & NETIF_F_RXCSUM) {
  5546. if (qeth_set_ipa_csum(card, 1, IPA_INBOUND_CHECKSUM))
  5547. recover ^= NETIF_F_RXCSUM;
  5548. }
  5549. if (recover & NETIF_F_TSO) {
  5550. if (qeth_set_ipa_tso(card, 1))
  5551. recover ^= NETIF_F_TSO;
  5552. }
  5553. if (recover == dev->features)
  5554. return 0;
  5555. dev_warn(&card->gdev->dev,
  5556. "Device recovery failed to restore all offload features\n");
  5557. dev->features = recover;
  5558. return -EIO;
  5559. }
  5560. EXPORT_SYMBOL_GPL(qeth_recover_features);
  5561. int qeth_set_features(struct net_device *dev, netdev_features_t features)
  5562. {
  5563. struct qeth_card *card = dev->ml_priv;
  5564. netdev_features_t changed = dev->features ^ features;
  5565. int rc = 0;
  5566. QETH_DBF_TEXT(SETUP, 2, "setfeat");
  5567. QETH_DBF_HEX(SETUP, 2, &features, sizeof(features));
  5568. if ((changed & NETIF_F_IP_CSUM)) {
  5569. rc = qeth_set_ipa_csum(card,
  5570. features & NETIF_F_IP_CSUM ? 1 : 0,
  5571. IPA_OUTBOUND_CHECKSUM);
  5572. if (rc)
  5573. changed ^= NETIF_F_IP_CSUM;
  5574. }
  5575. if ((changed & NETIF_F_RXCSUM)) {
  5576. rc = qeth_set_ipa_csum(card,
  5577. features & NETIF_F_RXCSUM ? 1 : 0,
  5578. IPA_INBOUND_CHECKSUM);
  5579. if (rc)
  5580. changed ^= NETIF_F_RXCSUM;
  5581. }
  5582. if ((changed & NETIF_F_TSO)) {
  5583. rc = qeth_set_ipa_tso(card, features & NETIF_F_TSO ? 1 : 0);
  5584. if (rc)
  5585. changed ^= NETIF_F_TSO;
  5586. }
  5587. /* everything changed successfully? */
  5588. if ((dev->features ^ features) == changed)
  5589. return 0;
  5590. /* something went wrong. save changed features and return error */
  5591. dev->features ^= changed;
  5592. return -EIO;
  5593. }
  5594. EXPORT_SYMBOL_GPL(qeth_set_features);
  5595. netdev_features_t qeth_fix_features(struct net_device *dev,
  5596. netdev_features_t features)
  5597. {
  5598. struct qeth_card *card = dev->ml_priv;
  5599. QETH_DBF_TEXT(SETUP, 2, "fixfeat");
  5600. if (!qeth_is_supported(card, IPA_OUTBOUND_CHECKSUM))
  5601. features &= ~NETIF_F_IP_CSUM;
  5602. if (!qeth_is_supported(card, IPA_INBOUND_CHECKSUM))
  5603. features &= ~NETIF_F_RXCSUM;
  5604. if (!qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  5605. features &= ~NETIF_F_TSO;
  5606. dev_info(&card->gdev->dev, "Outbound TSO not supported on %s\n",
  5607. QETH_CARD_IFNAME(card));
  5608. }
  5609. /* if the card isn't up, remove features that require hw changes */
  5610. if (card->state == CARD_STATE_DOWN ||
  5611. card->state == CARD_STATE_RECOVER)
  5612. features = features & ~(NETIF_F_IP_CSUM | NETIF_F_RXCSUM |
  5613. NETIF_F_TSO);
  5614. QETH_DBF_HEX(SETUP, 2, &features, sizeof(features));
  5615. return features;
  5616. }
  5617. EXPORT_SYMBOL_GPL(qeth_fix_features);
  5618. static int __init qeth_core_init(void)
  5619. {
  5620. int rc;
  5621. pr_info("loading core functions\n");
  5622. INIT_LIST_HEAD(&qeth_core_card_list.list);
  5623. INIT_LIST_HEAD(&qeth_dbf_list);
  5624. rwlock_init(&qeth_core_card_list.rwlock);
  5625. mutex_init(&qeth_mod_mutex);
  5626. qeth_wq = create_singlethread_workqueue("qeth_wq");
  5627. rc = qeth_register_dbf_views();
  5628. if (rc)
  5629. goto out_err;
  5630. qeth_core_root_dev = root_device_register("qeth");
  5631. rc = PTR_ERR_OR_ZERO(qeth_core_root_dev);
  5632. if (rc)
  5633. goto register_err;
  5634. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  5635. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  5636. if (!qeth_core_header_cache) {
  5637. rc = -ENOMEM;
  5638. goto slab_err;
  5639. }
  5640. qeth_qdio_outbuf_cache = kmem_cache_create("qeth_buf",
  5641. sizeof(struct qeth_qdio_out_buffer), 0, 0, NULL);
  5642. if (!qeth_qdio_outbuf_cache) {
  5643. rc = -ENOMEM;
  5644. goto cqslab_err;
  5645. }
  5646. rc = ccw_driver_register(&qeth_ccw_driver);
  5647. if (rc)
  5648. goto ccw_err;
  5649. qeth_core_ccwgroup_driver.driver.groups = qeth_drv_attr_groups;
  5650. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  5651. if (rc)
  5652. goto ccwgroup_err;
  5653. return 0;
  5654. ccwgroup_err:
  5655. ccw_driver_unregister(&qeth_ccw_driver);
  5656. ccw_err:
  5657. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  5658. cqslab_err:
  5659. kmem_cache_destroy(qeth_core_header_cache);
  5660. slab_err:
  5661. root_device_unregister(qeth_core_root_dev);
  5662. register_err:
  5663. qeth_unregister_dbf_views();
  5664. out_err:
  5665. pr_err("Initializing the qeth device driver failed\n");
  5666. return rc;
  5667. }
  5668. static void __exit qeth_core_exit(void)
  5669. {
  5670. qeth_clear_dbf_list();
  5671. destroy_workqueue(qeth_wq);
  5672. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  5673. ccw_driver_unregister(&qeth_ccw_driver);
  5674. kmem_cache_destroy(qeth_qdio_outbuf_cache);
  5675. kmem_cache_destroy(qeth_core_header_cache);
  5676. root_device_unregister(qeth_core_root_dev);
  5677. qeth_unregister_dbf_views();
  5678. pr_info("core functions removed\n");
  5679. }
  5680. module_init(qeth_core_init);
  5681. module_exit(qeth_core_exit);
  5682. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  5683. MODULE_DESCRIPTION("qeth core functions");
  5684. MODULE_LICENSE("GPL");