pinctrl-meson-gxl.c 19 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615
  1. /*
  2. * Pin controller and GPIO driver for Amlogic Meson GXL.
  3. *
  4. * Copyright (C) 2016 Endless Mobile, Inc.
  5. * Author: Carlo Caione <carlo@endlessm.com>
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License
  9. * version 2 as published by the Free Software Foundation.
  10. *
  11. * You should have received a copy of the GNU General Public License
  12. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  13. */
  14. #include <dt-bindings/gpio/meson-gxl-gpio.h>
  15. #include "pinctrl-meson.h"
  16. #define EE_OFF 10
  17. static const struct pinctrl_pin_desc meson_gxl_periphs_pins[] = {
  18. MESON_PIN(GPIOZ_0, EE_OFF),
  19. MESON_PIN(GPIOZ_1, EE_OFF),
  20. MESON_PIN(GPIOZ_2, EE_OFF),
  21. MESON_PIN(GPIOZ_3, EE_OFF),
  22. MESON_PIN(GPIOZ_4, EE_OFF),
  23. MESON_PIN(GPIOZ_5, EE_OFF),
  24. MESON_PIN(GPIOZ_6, EE_OFF),
  25. MESON_PIN(GPIOZ_7, EE_OFF),
  26. MESON_PIN(GPIOZ_8, EE_OFF),
  27. MESON_PIN(GPIOZ_9, EE_OFF),
  28. MESON_PIN(GPIOZ_10, EE_OFF),
  29. MESON_PIN(GPIOZ_11, EE_OFF),
  30. MESON_PIN(GPIOZ_12, EE_OFF),
  31. MESON_PIN(GPIOZ_13, EE_OFF),
  32. MESON_PIN(GPIOZ_14, EE_OFF),
  33. MESON_PIN(GPIOZ_15, EE_OFF),
  34. MESON_PIN(GPIOH_0, EE_OFF),
  35. MESON_PIN(GPIOH_1, EE_OFF),
  36. MESON_PIN(GPIOH_2, EE_OFF),
  37. MESON_PIN(GPIOH_3, EE_OFF),
  38. MESON_PIN(GPIOH_4, EE_OFF),
  39. MESON_PIN(GPIOH_5, EE_OFF),
  40. MESON_PIN(GPIOH_6, EE_OFF),
  41. MESON_PIN(GPIOH_7, EE_OFF),
  42. MESON_PIN(GPIOH_8, EE_OFF),
  43. MESON_PIN(GPIOH_9, EE_OFF),
  44. MESON_PIN(BOOT_0, EE_OFF),
  45. MESON_PIN(BOOT_1, EE_OFF),
  46. MESON_PIN(BOOT_2, EE_OFF),
  47. MESON_PIN(BOOT_3, EE_OFF),
  48. MESON_PIN(BOOT_4, EE_OFF),
  49. MESON_PIN(BOOT_5, EE_OFF),
  50. MESON_PIN(BOOT_6, EE_OFF),
  51. MESON_PIN(BOOT_7, EE_OFF),
  52. MESON_PIN(BOOT_8, EE_OFF),
  53. MESON_PIN(BOOT_9, EE_OFF),
  54. MESON_PIN(BOOT_10, EE_OFF),
  55. MESON_PIN(BOOT_11, EE_OFF),
  56. MESON_PIN(BOOT_12, EE_OFF),
  57. MESON_PIN(BOOT_13, EE_OFF),
  58. MESON_PIN(BOOT_14, EE_OFF),
  59. MESON_PIN(BOOT_15, EE_OFF),
  60. MESON_PIN(CARD_0, EE_OFF),
  61. MESON_PIN(CARD_1, EE_OFF),
  62. MESON_PIN(CARD_2, EE_OFF),
  63. MESON_PIN(CARD_3, EE_OFF),
  64. MESON_PIN(CARD_4, EE_OFF),
  65. MESON_PIN(CARD_5, EE_OFF),
  66. MESON_PIN(CARD_6, EE_OFF),
  67. MESON_PIN(GPIODV_0, EE_OFF),
  68. MESON_PIN(GPIODV_1, EE_OFF),
  69. MESON_PIN(GPIODV_2, EE_OFF),
  70. MESON_PIN(GPIODV_3, EE_OFF),
  71. MESON_PIN(GPIODV_4, EE_OFF),
  72. MESON_PIN(GPIODV_5, EE_OFF),
  73. MESON_PIN(GPIODV_6, EE_OFF),
  74. MESON_PIN(GPIODV_7, EE_OFF),
  75. MESON_PIN(GPIODV_8, EE_OFF),
  76. MESON_PIN(GPIODV_9, EE_OFF),
  77. MESON_PIN(GPIODV_10, EE_OFF),
  78. MESON_PIN(GPIODV_11, EE_OFF),
  79. MESON_PIN(GPIODV_12, EE_OFF),
  80. MESON_PIN(GPIODV_13, EE_OFF),
  81. MESON_PIN(GPIODV_14, EE_OFF),
  82. MESON_PIN(GPIODV_15, EE_OFF),
  83. MESON_PIN(GPIODV_16, EE_OFF),
  84. MESON_PIN(GPIODV_17, EE_OFF),
  85. MESON_PIN(GPIODV_19, EE_OFF),
  86. MESON_PIN(GPIODV_20, EE_OFF),
  87. MESON_PIN(GPIODV_21, EE_OFF),
  88. MESON_PIN(GPIODV_22, EE_OFF),
  89. MESON_PIN(GPIODV_23, EE_OFF),
  90. MESON_PIN(GPIODV_24, EE_OFF),
  91. MESON_PIN(GPIODV_25, EE_OFF),
  92. MESON_PIN(GPIODV_26, EE_OFF),
  93. MESON_PIN(GPIODV_27, EE_OFF),
  94. MESON_PIN(GPIODV_28, EE_OFF),
  95. MESON_PIN(GPIODV_29, EE_OFF),
  96. MESON_PIN(GPIOX_0, EE_OFF),
  97. MESON_PIN(GPIOX_1, EE_OFF),
  98. MESON_PIN(GPIOX_2, EE_OFF),
  99. MESON_PIN(GPIOX_3, EE_OFF),
  100. MESON_PIN(GPIOX_4, EE_OFF),
  101. MESON_PIN(GPIOX_5, EE_OFF),
  102. MESON_PIN(GPIOX_6, EE_OFF),
  103. MESON_PIN(GPIOX_7, EE_OFF),
  104. MESON_PIN(GPIOX_8, EE_OFF),
  105. MESON_PIN(GPIOX_9, EE_OFF),
  106. MESON_PIN(GPIOX_10, EE_OFF),
  107. MESON_PIN(GPIOX_11, EE_OFF),
  108. MESON_PIN(GPIOX_12, EE_OFF),
  109. MESON_PIN(GPIOX_13, EE_OFF),
  110. MESON_PIN(GPIOX_14, EE_OFF),
  111. MESON_PIN(GPIOX_15, EE_OFF),
  112. MESON_PIN(GPIOX_16, EE_OFF),
  113. MESON_PIN(GPIOX_17, EE_OFF),
  114. MESON_PIN(GPIOX_18, EE_OFF),
  115. MESON_PIN(GPIOCLK_0, EE_OFF),
  116. MESON_PIN(GPIOCLK_1, EE_OFF),
  117. MESON_PIN(GPIO_TEST_N, EE_OFF),
  118. };
  119. static const unsigned int emmc_nand_d07_pins[] = {
  120. PIN(BOOT_0, EE_OFF), PIN(BOOT_1, EE_OFF), PIN(BOOT_2, EE_OFF),
  121. PIN(BOOT_3, EE_OFF), PIN(BOOT_4, EE_OFF), PIN(BOOT_5, EE_OFF),
  122. PIN(BOOT_6, EE_OFF), PIN(BOOT_7, EE_OFF),
  123. };
  124. static const unsigned int emmc_clk_pins[] = { PIN(BOOT_8, EE_OFF) };
  125. static const unsigned int emmc_cmd_pins[] = { PIN(BOOT_10, EE_OFF) };
  126. static const unsigned int emmc_ds_pins[] = { PIN(BOOT_15, EE_OFF) };
  127. static const unsigned int sdcard_d0_pins[] = { PIN(CARD_1, EE_OFF) };
  128. static const unsigned int sdcard_d1_pins[] = { PIN(CARD_0, EE_OFF) };
  129. static const unsigned int sdcard_d2_pins[] = { PIN(CARD_5, EE_OFF) };
  130. static const unsigned int sdcard_d3_pins[] = { PIN(CARD_4, EE_OFF) };
  131. static const unsigned int sdcard_cmd_pins[] = { PIN(CARD_3, EE_OFF) };
  132. static const unsigned int sdcard_clk_pins[] = { PIN(CARD_2, EE_OFF) };
  133. static const unsigned int sdio_d0_pins[] = { PIN(GPIOX_0, EE_OFF) };
  134. static const unsigned int sdio_d1_pins[] = { PIN(GPIOX_1, EE_OFF) };
  135. static const unsigned int sdio_d2_pins[] = { PIN(GPIOX_2, EE_OFF) };
  136. static const unsigned int sdio_d3_pins[] = { PIN(GPIOX_3, EE_OFF) };
  137. static const unsigned int sdio_cmd_pins[] = { PIN(GPIOX_4, EE_OFF) };
  138. static const unsigned int sdio_clk_pins[] = { PIN(GPIOX_5, EE_OFF) };
  139. static const unsigned int sdio_irq_pins[] = { PIN(GPIOX_7, EE_OFF) };
  140. static const unsigned int nand_ce0_pins[] = { PIN(BOOT_8, EE_OFF) };
  141. static const unsigned int nand_ce1_pins[] = { PIN(BOOT_9, EE_OFF) };
  142. static const unsigned int nand_rb0_pins[] = { PIN(BOOT_10, EE_OFF) };
  143. static const unsigned int nand_ale_pins[] = { PIN(BOOT_11, EE_OFF) };
  144. static const unsigned int nand_cle_pins[] = { PIN(BOOT_12, EE_OFF) };
  145. static const unsigned int nand_wen_clk_pins[] = { PIN(BOOT_13, EE_OFF) };
  146. static const unsigned int nand_ren_wr_pins[] = { PIN(BOOT_14, EE_OFF) };
  147. static const unsigned int nand_dqs_pins[] = { PIN(BOOT_15, EE_OFF) };
  148. static const unsigned int uart_tx_a_pins[] = { PIN(GPIOX_12, EE_OFF) };
  149. static const unsigned int uart_rx_a_pins[] = { PIN(GPIOX_13, EE_OFF) };
  150. static const unsigned int uart_cts_a_pins[] = { PIN(GPIOX_14, EE_OFF) };
  151. static const unsigned int uart_rts_a_pins[] = { PIN(GPIOX_15, EE_OFF) };
  152. static const unsigned int uart_tx_b_pins[] = { PIN(GPIODV_24, EE_OFF) };
  153. static const unsigned int uart_rx_b_pins[] = { PIN(GPIODV_25, EE_OFF) };
  154. static const unsigned int uart_tx_c_pins[] = { PIN(GPIOX_8, EE_OFF) };
  155. static const unsigned int uart_rx_c_pins[] = { PIN(GPIOX_9, EE_OFF) };
  156. static const unsigned int i2c_sck_a_pins[] = { PIN(GPIODV_25, EE_OFF) };
  157. static const unsigned int i2c_sda_a_pins[] = { PIN(GPIODV_24, EE_OFF) };
  158. static const unsigned int i2c_sck_b_pins[] = { PIN(GPIODV_27, EE_OFF) };
  159. static const unsigned int i2c_sda_b_pins[] = { PIN(GPIODV_26, EE_OFF) };
  160. static const unsigned int i2c_sck_c_pins[] = { PIN(GPIODV_29, EE_OFF) };
  161. static const unsigned int i2c_sda_c_pins[] = { PIN(GPIODV_28, EE_OFF) };
  162. static const unsigned int eth_mdio_pins[] = { PIN(GPIOZ_0, EE_OFF) };
  163. static const unsigned int eth_mdc_pins[] = { PIN(GPIOZ_1, EE_OFF) };
  164. static const unsigned int eth_clk_rx_clk_pins[] = { PIN(GPIOZ_2, EE_OFF) };
  165. static const unsigned int eth_rx_dv_pins[] = { PIN(GPIOZ_3, EE_OFF) };
  166. static const unsigned int eth_rxd0_pins[] = { PIN(GPIOZ_4, EE_OFF) };
  167. static const unsigned int eth_rxd1_pins[] = { PIN(GPIOZ_5, EE_OFF) };
  168. static const unsigned int eth_rxd2_pins[] = { PIN(GPIOZ_6, EE_OFF) };
  169. static const unsigned int eth_rxd3_pins[] = { PIN(GPIOZ_7, EE_OFF) };
  170. static const unsigned int eth_rgmii_tx_clk_pins[] = { PIN(GPIOZ_8, EE_OFF) };
  171. static const unsigned int eth_tx_en_pins[] = { PIN(GPIOZ_9, EE_OFF) };
  172. static const unsigned int eth_txd0_pins[] = { PIN(GPIOZ_10, EE_OFF) };
  173. static const unsigned int eth_txd1_pins[] = { PIN(GPIOZ_11, EE_OFF) };
  174. static const unsigned int eth_txd2_pins[] = { PIN(GPIOZ_12, EE_OFF) };
  175. static const unsigned int eth_txd3_pins[] = { PIN(GPIOZ_13, EE_OFF) };
  176. static const unsigned int pwm_e_pins[] = { PIN(GPIOX_16, EE_OFF) };
  177. static const unsigned int hdmi_hpd_pins[] = { PIN(GPIOH_0, EE_OFF) };
  178. static const unsigned int hdmi_sda_pins[] = { PIN(GPIOH_1, EE_OFF) };
  179. static const unsigned int hdmi_scl_pins[] = { PIN(GPIOH_2, EE_OFF) };
  180. static const struct pinctrl_pin_desc meson_gxl_aobus_pins[] = {
  181. MESON_PIN(GPIOAO_0, 0),
  182. MESON_PIN(GPIOAO_1, 0),
  183. MESON_PIN(GPIOAO_2, 0),
  184. MESON_PIN(GPIOAO_3, 0),
  185. MESON_PIN(GPIOAO_4, 0),
  186. MESON_PIN(GPIOAO_5, 0),
  187. MESON_PIN(GPIOAO_6, 0),
  188. MESON_PIN(GPIOAO_7, 0),
  189. MESON_PIN(GPIOAO_8, 0),
  190. MESON_PIN(GPIOAO_9, 0),
  191. };
  192. static const unsigned int uart_tx_ao_a_pins[] = { PIN(GPIOAO_0, 0) };
  193. static const unsigned int uart_rx_ao_a_pins[] = { PIN(GPIOAO_1, 0) };
  194. static const unsigned int uart_cts_ao_a_pins[] = { PIN(GPIOAO_2, 0) };
  195. static const unsigned int uart_rts_ao_a_pins[] = { PIN(GPIOAO_3, 0) };
  196. static const unsigned int uart_tx_ao_b_pins[] = { PIN(GPIOAO_4, 0) };
  197. static const unsigned int uart_rx_ao_b_pins[] = { PIN(GPIOAO_5, 0) };
  198. static const unsigned int uart_cts_ao_b_pins[] = { PIN(GPIOAO_2, 0) };
  199. static const unsigned int uart_rts_ao_b_pins[] = { PIN(GPIOAO_3, 0) };
  200. static const unsigned int remote_input_ao_pins[] = {PIN(GPIOAO_7, 0) };
  201. static const unsigned int pwm_ao_b_pins[] = { PIN(GPIOAO_9, 0) };
  202. static struct meson_pmx_group meson_gxl_periphs_groups[] = {
  203. GPIO_GROUP(GPIOZ_0, EE_OFF),
  204. GPIO_GROUP(GPIOZ_1, EE_OFF),
  205. GPIO_GROUP(GPIOZ_2, EE_OFF),
  206. GPIO_GROUP(GPIOZ_3, EE_OFF),
  207. GPIO_GROUP(GPIOZ_4, EE_OFF),
  208. GPIO_GROUP(GPIOZ_5, EE_OFF),
  209. GPIO_GROUP(GPIOZ_6, EE_OFF),
  210. GPIO_GROUP(GPIOZ_7, EE_OFF),
  211. GPIO_GROUP(GPIOZ_8, EE_OFF),
  212. GPIO_GROUP(GPIOZ_9, EE_OFF),
  213. GPIO_GROUP(GPIOZ_10, EE_OFF),
  214. GPIO_GROUP(GPIOZ_11, EE_OFF),
  215. GPIO_GROUP(GPIOZ_12, EE_OFF),
  216. GPIO_GROUP(GPIOZ_13, EE_OFF),
  217. GPIO_GROUP(GPIOZ_14, EE_OFF),
  218. GPIO_GROUP(GPIOZ_15, EE_OFF),
  219. GPIO_GROUP(GPIOH_0, EE_OFF),
  220. GPIO_GROUP(GPIOH_1, EE_OFF),
  221. GPIO_GROUP(GPIOH_2, EE_OFF),
  222. GPIO_GROUP(GPIOH_3, EE_OFF),
  223. GPIO_GROUP(GPIOH_4, EE_OFF),
  224. GPIO_GROUP(GPIOH_5, EE_OFF),
  225. GPIO_GROUP(GPIOH_6, EE_OFF),
  226. GPIO_GROUP(GPIOH_7, EE_OFF),
  227. GPIO_GROUP(GPIOH_8, EE_OFF),
  228. GPIO_GROUP(GPIOH_9, EE_OFF),
  229. GPIO_GROUP(BOOT_0, EE_OFF),
  230. GPIO_GROUP(BOOT_1, EE_OFF),
  231. GPIO_GROUP(BOOT_2, EE_OFF),
  232. GPIO_GROUP(BOOT_3, EE_OFF),
  233. GPIO_GROUP(BOOT_4, EE_OFF),
  234. GPIO_GROUP(BOOT_5, EE_OFF),
  235. GPIO_GROUP(BOOT_6, EE_OFF),
  236. GPIO_GROUP(BOOT_7, EE_OFF),
  237. GPIO_GROUP(BOOT_8, EE_OFF),
  238. GPIO_GROUP(BOOT_9, EE_OFF),
  239. GPIO_GROUP(BOOT_10, EE_OFF),
  240. GPIO_GROUP(BOOT_11, EE_OFF),
  241. GPIO_GROUP(BOOT_12, EE_OFF),
  242. GPIO_GROUP(BOOT_13, EE_OFF),
  243. GPIO_GROUP(BOOT_14, EE_OFF),
  244. GPIO_GROUP(BOOT_15, EE_OFF),
  245. GPIO_GROUP(CARD_0, EE_OFF),
  246. GPIO_GROUP(CARD_1, EE_OFF),
  247. GPIO_GROUP(CARD_2, EE_OFF),
  248. GPIO_GROUP(CARD_3, EE_OFF),
  249. GPIO_GROUP(CARD_4, EE_OFF),
  250. GPIO_GROUP(CARD_5, EE_OFF),
  251. GPIO_GROUP(CARD_6, EE_OFF),
  252. GPIO_GROUP(GPIODV_0, EE_OFF),
  253. GPIO_GROUP(GPIODV_1, EE_OFF),
  254. GPIO_GROUP(GPIODV_2, EE_OFF),
  255. GPIO_GROUP(GPIODV_3, EE_OFF),
  256. GPIO_GROUP(GPIODV_4, EE_OFF),
  257. GPIO_GROUP(GPIODV_5, EE_OFF),
  258. GPIO_GROUP(GPIODV_6, EE_OFF),
  259. GPIO_GROUP(GPIODV_7, EE_OFF),
  260. GPIO_GROUP(GPIODV_8, EE_OFF),
  261. GPIO_GROUP(GPIODV_9, EE_OFF),
  262. GPIO_GROUP(GPIODV_10, EE_OFF),
  263. GPIO_GROUP(GPIODV_11, EE_OFF),
  264. GPIO_GROUP(GPIODV_12, EE_OFF),
  265. GPIO_GROUP(GPIODV_13, EE_OFF),
  266. GPIO_GROUP(GPIODV_14, EE_OFF),
  267. GPIO_GROUP(GPIODV_15, EE_OFF),
  268. GPIO_GROUP(GPIODV_16, EE_OFF),
  269. GPIO_GROUP(GPIODV_17, EE_OFF),
  270. GPIO_GROUP(GPIODV_19, EE_OFF),
  271. GPIO_GROUP(GPIODV_20, EE_OFF),
  272. GPIO_GROUP(GPIODV_21, EE_OFF),
  273. GPIO_GROUP(GPIODV_22, EE_OFF),
  274. GPIO_GROUP(GPIODV_23, EE_OFF),
  275. GPIO_GROUP(GPIODV_24, EE_OFF),
  276. GPIO_GROUP(GPIODV_25, EE_OFF),
  277. GPIO_GROUP(GPIODV_26, EE_OFF),
  278. GPIO_GROUP(GPIODV_27, EE_OFF),
  279. GPIO_GROUP(GPIODV_28, EE_OFF),
  280. GPIO_GROUP(GPIODV_29, EE_OFF),
  281. GPIO_GROUP(GPIOX_0, EE_OFF),
  282. GPIO_GROUP(GPIOX_1, EE_OFF),
  283. GPIO_GROUP(GPIOX_2, EE_OFF),
  284. GPIO_GROUP(GPIOX_3, EE_OFF),
  285. GPIO_GROUP(GPIOX_4, EE_OFF),
  286. GPIO_GROUP(GPIOX_5, EE_OFF),
  287. GPIO_GROUP(GPIOX_6, EE_OFF),
  288. GPIO_GROUP(GPIOX_7, EE_OFF),
  289. GPIO_GROUP(GPIOX_8, EE_OFF),
  290. GPIO_GROUP(GPIOX_9, EE_OFF),
  291. GPIO_GROUP(GPIOX_10, EE_OFF),
  292. GPIO_GROUP(GPIOX_11, EE_OFF),
  293. GPIO_GROUP(GPIOX_12, EE_OFF),
  294. GPIO_GROUP(GPIOX_13, EE_OFF),
  295. GPIO_GROUP(GPIOX_14, EE_OFF),
  296. GPIO_GROUP(GPIOX_15, EE_OFF),
  297. GPIO_GROUP(GPIOX_16, EE_OFF),
  298. GPIO_GROUP(GPIOX_17, EE_OFF),
  299. GPIO_GROUP(GPIOX_18, EE_OFF),
  300. GPIO_GROUP(GPIOCLK_0, EE_OFF),
  301. GPIO_GROUP(GPIOCLK_1, EE_OFF),
  302. GPIO_GROUP(GPIO_TEST_N, EE_OFF),
  303. /* Bank X */
  304. GROUP(sdio_d0, 5, 31),
  305. GROUP(sdio_d1, 5, 30),
  306. GROUP(sdio_d2, 5, 29),
  307. GROUP(sdio_d3, 5, 28),
  308. GROUP(sdio_cmd, 5, 27),
  309. GROUP(sdio_clk, 5, 26),
  310. GROUP(sdio_irq, 5, 24),
  311. GROUP(uart_tx_a, 5, 19),
  312. GROUP(uart_rx_a, 5, 18),
  313. GROUP(uart_cts_a, 5, 17),
  314. GROUP(uart_rts_a, 5, 16),
  315. GROUP(uart_tx_c, 5, 13),
  316. GROUP(uart_rx_c, 5, 12),
  317. GROUP(pwm_e, 5, 15),
  318. /* Bank Z */
  319. GROUP(eth_mdio, 4, 22),
  320. GROUP(eth_mdc, 4, 23),
  321. GROUP(eth_clk_rx_clk, 4, 21),
  322. GROUP(eth_rx_dv, 4, 20),
  323. GROUP(eth_rxd0, 4, 19),
  324. GROUP(eth_rxd1, 4, 18),
  325. GROUP(eth_rxd2, 4, 17),
  326. GROUP(eth_rxd3, 4, 16),
  327. GROUP(eth_rgmii_tx_clk, 4, 15),
  328. GROUP(eth_tx_en, 4, 14),
  329. GROUP(eth_txd0, 4, 13),
  330. GROUP(eth_txd1, 4, 12),
  331. GROUP(eth_txd2, 4, 11),
  332. GROUP(eth_txd3, 4, 10),
  333. /* Bank H */
  334. GROUP(hdmi_hpd, 6, 31),
  335. GROUP(hdmi_sda, 6, 30),
  336. GROUP(hdmi_scl, 6, 29),
  337. /* Bank DV */
  338. GROUP(uart_tx_b, 2, 16),
  339. GROUP(uart_rx_b, 2, 15),
  340. GROUP(i2c_sck_a, 1, 15),
  341. GROUP(i2c_sda_a, 1, 14),
  342. GROUP(i2c_sck_b, 1, 13),
  343. GROUP(i2c_sda_b, 1, 12),
  344. GROUP(i2c_sck_c, 1, 11),
  345. GROUP(i2c_sda_c, 1, 10),
  346. /* Bank BOOT */
  347. GROUP(emmc_nand_d07, 7, 31),
  348. GROUP(emmc_clk, 7, 30),
  349. GROUP(emmc_cmd, 7, 29),
  350. GROUP(emmc_ds, 7, 28),
  351. GROUP(nand_ce0, 7, 7),
  352. GROUP(nand_ce1, 7, 6),
  353. GROUP(nand_rb0, 7, 5),
  354. GROUP(nand_ale, 7, 4),
  355. GROUP(nand_cle, 7, 3),
  356. GROUP(nand_wen_clk, 7, 2),
  357. GROUP(nand_ren_wr, 7, 1),
  358. GROUP(nand_dqs, 7, 0),
  359. /* Bank CARD */
  360. GROUP(sdcard_d1, 6, 5),
  361. GROUP(sdcard_d0, 6, 4),
  362. GROUP(sdcard_d3, 6, 1),
  363. GROUP(sdcard_d2, 6, 0),
  364. GROUP(sdcard_cmd, 6, 2),
  365. GROUP(sdcard_clk, 6, 3),
  366. };
  367. static struct meson_pmx_group meson_gxl_aobus_groups[] = {
  368. GPIO_GROUP(GPIOAO_0, 0),
  369. GPIO_GROUP(GPIOAO_1, 0),
  370. GPIO_GROUP(GPIOAO_2, 0),
  371. GPIO_GROUP(GPIOAO_3, 0),
  372. GPIO_GROUP(GPIOAO_4, 0),
  373. GPIO_GROUP(GPIOAO_5, 0),
  374. GPIO_GROUP(GPIOAO_6, 0),
  375. GPIO_GROUP(GPIOAO_7, 0),
  376. GPIO_GROUP(GPIOAO_8, 0),
  377. GPIO_GROUP(GPIOAO_9, 0),
  378. /* bank AO */
  379. GROUP(uart_tx_ao_b, 0, 24),
  380. GROUP(uart_rx_ao_b, 0, 25),
  381. GROUP(uart_tx_ao_a, 0, 12),
  382. GROUP(uart_rx_ao_a, 0, 11),
  383. GROUP(uart_cts_ao_a, 0, 10),
  384. GROUP(uart_rts_ao_a, 0, 9),
  385. GROUP(uart_cts_ao_b, 0, 8),
  386. GROUP(uart_rts_ao_b, 0, 7),
  387. GROUP(remote_input_ao, 0, 0),
  388. GROUP(pwm_ao_b, 0, 3),
  389. };
  390. static const char * const gpio_periphs_groups[] = {
  391. "GPIOZ_0", "GPIOZ_1", "GPIOZ_2", "GPIOZ_3", "GPIOZ_4",
  392. "GPIOZ_5", "GPIOZ_6", "GPIOZ_7", "GPIOZ_8", "GPIOZ_9",
  393. "GPIOZ_10", "GPIOZ_11", "GPIOZ_12", "GPIOZ_13", "GPIOZ_14",
  394. "GPIOZ_15",
  395. "GPIOH_0", "GPIOH_1", "GPIOH_2", "GPIOH_3", "GPIOH_4",
  396. "GPIOH_5", "GPIOH_6", "GPIOH_7", "GPIOH_8", "GPIOH_9",
  397. "BOOT_0", "BOOT_1", "BOOT_2", "BOOT_3", "BOOT_4",
  398. "BOOT_5", "BOOT_6", "BOOT_7", "BOOT_8", "BOOT_9",
  399. "BOOT_10", "BOOT_11", "BOOT_12", "BOOT_13", "BOOT_14",
  400. "BOOT_15",
  401. "CARD_0", "CARD_1", "CARD_2", "CARD_3", "CARD_4",
  402. "CARD_5", "CARD_6",
  403. "GPIODV_0", "GPIODV_1", "GPIODV_2", "GPIODV_3", "GPIODV_4",
  404. "GPIODV_5", "GPIODV_6", "GPIODV_7", "GPIODV_8", "GPIODV_9",
  405. "GPIODV_10", "GPIODV_11", "GPIODV_12", "GPIODV_13", "GPIODV_14",
  406. "GPIODV_15", "GPIODV_16", "GPIODV_17", "GPIODV_18", "GPIODV_19",
  407. "GPIODV_20", "GPIODV_21", "GPIODV_22", "GPIODV_23", "GPIODV_24",
  408. "GPIODV_25", "GPIODV_26", "GPIODV_27", "GPIODV_28", "GPIODV_29",
  409. "GPIOX_0", "GPIOX_1", "GPIOX_2", "GPIOX_3", "GPIOX_4",
  410. "GPIOX_5", "GPIOX_6", "GPIOX_7", "GPIOX_8", "GPIOX_9",
  411. "GPIOX_10", "GPIOX_11", "GPIOX_12", "GPIOX_13", "GPIOX_14",
  412. "GPIOX_15", "GPIOX_16", "GPIOX_17", "GPIOX_18",
  413. "GPIO_TEST_N",
  414. };
  415. static const char * const emmc_groups[] = {
  416. "emmc_nand_d07", "emmc_clk", "emmc_cmd", "emmc_ds",
  417. };
  418. static const char * const sdcard_groups[] = {
  419. "sdcard_d0", "sdcard_d1", "sdcard_d2", "sdcard_d3",
  420. "sdcard_cmd", "sdcard_clk",
  421. };
  422. static const char * const sdio_groups[] = {
  423. "sdio_d0", "sdio_d1", "sdio_d2", "sdio_d3",
  424. "sdio_cmd", "sdio_clk", "sdio_irq",
  425. };
  426. static const char * const nand_groups[] = {
  427. "nand_ce0", "nand_ce1", "nand_rb0", "nand_ale", "nand_cle",
  428. "nand_wen_clk", "nand_ren_wr", "nand_dqs",
  429. };
  430. static const char * const uart_a_groups[] = {
  431. "uart_tx_a", "uart_rx_a", "uart_cts_a", "uart_rts_a",
  432. };
  433. static const char * const uart_b_groups[] = {
  434. "uart_tx_b", "uart_rx_b",
  435. };
  436. static const char * const uart_c_groups[] = {
  437. "uart_tx_c", "uart_rx_c",
  438. };
  439. static const char * const i2c_a_groups[] = {
  440. "i2c_sck_a", "i2c_sda_a",
  441. };
  442. static const char * const i2c_b_groups[] = {
  443. "i2c_sck_b", "i2c_sda_b",
  444. };
  445. static const char * const i2c_c_groups[] = {
  446. "i2c_sck_c", "i2c_sda_c",
  447. };
  448. static const char * const eth_groups[] = {
  449. "eth_mdio", "eth_mdc", "eth_clk_rx_clk", "eth_rx_dv",
  450. "eth_rxd0", "eth_rxd1", "eth_rxd2", "eth_rxd3",
  451. "eth_rgmii_tx_clk", "eth_tx_en",
  452. "eth_txd0", "eth_txd1", "eth_txd2", "eth_txd3",
  453. };
  454. static const char * const pwm_e_groups[] = {
  455. "pwm_e",
  456. };
  457. static const char * const hdmi_hpd_groups[] = {
  458. "hdmi_hpd",
  459. };
  460. static const char * const hdmi_i2c_groups[] = {
  461. "hdmi_sda", "hdmi_scl",
  462. };
  463. static const char * const gpio_aobus_groups[] = {
  464. "GPIOAO_0", "GPIOAO_1", "GPIOAO_2", "GPIOAO_3", "GPIOAO_4",
  465. "GPIOAO_5", "GPIOAO_6", "GPIOAO_7", "GPIOAO_8", "GPIOAO_9",
  466. };
  467. static const char * const uart_ao_groups[] = {
  468. "uart_tx_ao_a", "uart_rx_ao_a", "uart_cts_ao_a", "uart_rts_ao_a",
  469. };
  470. static const char * const uart_ao_b_groups[] = {
  471. "uart_tx_ao_b", "uart_rx_ao_b", "uart_cts_ao_b", "uart_rts_ao_b",
  472. };
  473. static const char * const remote_input_ao_groups[] = {
  474. "remote_input_ao",
  475. };
  476. static const char * const pwm_ao_b_groups[] = {
  477. "pwm_ao_b",
  478. };
  479. static struct meson_pmx_func meson_gxl_periphs_functions[] = {
  480. FUNCTION(gpio_periphs),
  481. FUNCTION(emmc),
  482. FUNCTION(sdcard),
  483. FUNCTION(sdio),
  484. FUNCTION(nand),
  485. FUNCTION(uart_a),
  486. FUNCTION(uart_b),
  487. FUNCTION(uart_c),
  488. FUNCTION(i2c_a),
  489. FUNCTION(i2c_b),
  490. FUNCTION(i2c_c),
  491. FUNCTION(eth),
  492. FUNCTION(pwm_e),
  493. FUNCTION(hdmi_hpd),
  494. FUNCTION(hdmi_i2c),
  495. };
  496. static struct meson_pmx_func meson_gxl_aobus_functions[] = {
  497. FUNCTION(gpio_aobus),
  498. FUNCTION(uart_ao),
  499. FUNCTION(uart_ao_b),
  500. FUNCTION(remote_input_ao),
  501. FUNCTION(pwm_ao_b),
  502. };
  503. static struct meson_bank meson_gxl_periphs_banks[] = {
  504. /* name first last pullen pull dir out in */
  505. BANK("X", PIN(GPIOX_0, EE_OFF), PIN(GPIOX_18, EE_OFF), 4, 0, 4, 0, 12, 0, 13, 0, 14, 0),
  506. BANK("DV", PIN(GPIODV_0, EE_OFF), PIN(GPIODV_29, EE_OFF), 0, 0, 0, 0, 0, 0, 1, 0, 2, 0),
  507. BANK("H", PIN(GPIOH_0, EE_OFF), PIN(GPIOH_9, EE_OFF), 1, 20, 1, 20, 3, 20, 4, 20, 5, 20),
  508. BANK("Z", PIN(GPIOZ_0, EE_OFF), PIN(GPIOZ_15, EE_OFF), 3, 0, 3, 0, 9, 0, 10, 0, 11, 0),
  509. BANK("CARD", PIN(CARD_0, EE_OFF), PIN(CARD_6, EE_OFF), 2, 20, 2, 20, 6, 20, 7, 20, 8, 20),
  510. BANK("BOOT", PIN(BOOT_0, EE_OFF), PIN(BOOT_15, EE_OFF), 2, 0, 2, 0, 6, 0, 7, 0, 8, 0),
  511. BANK("CLK", PIN(GPIOCLK_0, EE_OFF), PIN(GPIOCLK_1, EE_OFF), 3, 28, 3, 28, 9, 28, 10, 28, 11, 28),
  512. };
  513. static struct meson_bank meson_gxl_aobus_banks[] = {
  514. /* name first last pullen pull dir out in */
  515. BANK("AO", PIN(GPIOAO_0, 0), PIN(GPIOAO_9, 0), 0, 0, 0, 16, 0, 0, 0, 16, 1, 0),
  516. };
  517. struct meson_pinctrl_data meson_gxl_periphs_pinctrl_data = {
  518. .name = "periphs-banks",
  519. .pin_base = 10,
  520. .pins = meson_gxl_periphs_pins,
  521. .groups = meson_gxl_periphs_groups,
  522. .funcs = meson_gxl_periphs_functions,
  523. .banks = meson_gxl_periphs_banks,
  524. .num_pins = ARRAY_SIZE(meson_gxl_periphs_pins),
  525. .num_groups = ARRAY_SIZE(meson_gxl_periphs_groups),
  526. .num_funcs = ARRAY_SIZE(meson_gxl_periphs_functions),
  527. .num_banks = ARRAY_SIZE(meson_gxl_periphs_banks),
  528. };
  529. struct meson_pinctrl_data meson_gxl_aobus_pinctrl_data = {
  530. .name = "aobus-banks",
  531. .pin_base = 0,
  532. .pins = meson_gxl_aobus_pins,
  533. .groups = meson_gxl_aobus_groups,
  534. .funcs = meson_gxl_aobus_functions,
  535. .banks = meson_gxl_aobus_banks,
  536. .num_pins = ARRAY_SIZE(meson_gxl_aobus_pins),
  537. .num_groups = ARRAY_SIZE(meson_gxl_aobus_groups),
  538. .num_funcs = ARRAY_SIZE(meson_gxl_aobus_functions),
  539. .num_banks = ARRAY_SIZE(meson_gxl_aobus_banks),
  540. };