pt3.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873
  1. /*
  2. * Earthsoft PT3 driver
  3. *
  4. * Copyright (C) 2014 Akihiro Tsukada <tskd08@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation version 2.
  9. *
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #include <linux/freezer.h>
  17. #include <linux/kernel.h>
  18. #include <linux/kthread.h>
  19. #include <linux/mutex.h>
  20. #include <linux/module.h>
  21. #include <linux/pci.h>
  22. #include <linux/string.h>
  23. #include <linux/sched/signal.h>
  24. #include "dmxdev.h"
  25. #include "dvbdev.h"
  26. #include "dvb_demux.h"
  27. #include "dvb_frontend.h"
  28. #include "pt3.h"
  29. DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr);
  30. static bool one_adapter;
  31. module_param(one_adapter, bool, 0444);
  32. MODULE_PARM_DESC(one_adapter, "Place FE's together under one adapter.");
  33. static int num_bufs = 4;
  34. module_param(num_bufs, int, 0444);
  35. MODULE_PARM_DESC(num_bufs, "Number of DMA buffer (188KiB) per FE.");
  36. static const struct i2c_algorithm pt3_i2c_algo = {
  37. .master_xfer = &pt3_i2c_master_xfer,
  38. .functionality = &pt3_i2c_functionality,
  39. };
  40. static const struct pt3_adap_config adap_conf[PT3_NUM_FE] = {
  41. {
  42. .demod_info = {
  43. I2C_BOARD_INFO(TC90522_I2C_DEV_SAT, 0x11),
  44. },
  45. .tuner_info = {
  46. I2C_BOARD_INFO("qm1d1c0042", 0x63),
  47. },
  48. .tuner_cfg.qm1d1c0042 = {
  49. .lpf = 1,
  50. },
  51. .init_freq = 1049480 - 300,
  52. },
  53. {
  54. .demod_info = {
  55. I2C_BOARD_INFO(TC90522_I2C_DEV_TER, 0x10),
  56. },
  57. .tuner_info = {
  58. I2C_BOARD_INFO("mxl301rf", 0x62),
  59. },
  60. .init_freq = 515142857,
  61. },
  62. {
  63. .demod_info = {
  64. I2C_BOARD_INFO(TC90522_I2C_DEV_SAT, 0x13),
  65. },
  66. .tuner_info = {
  67. I2C_BOARD_INFO("qm1d1c0042", 0x60),
  68. },
  69. .tuner_cfg.qm1d1c0042 = {
  70. .lpf = 1,
  71. },
  72. .init_freq = 1049480 + 300,
  73. },
  74. {
  75. .demod_info = {
  76. I2C_BOARD_INFO(TC90522_I2C_DEV_TER, 0x12),
  77. },
  78. .tuner_info = {
  79. I2C_BOARD_INFO("mxl301rf", 0x61),
  80. },
  81. .init_freq = 521142857,
  82. },
  83. };
  84. struct reg_val {
  85. u8 reg;
  86. u8 val;
  87. };
  88. static int
  89. pt3_demod_write(struct pt3_adapter *adap, const struct reg_val *data, int num)
  90. {
  91. struct i2c_msg msg;
  92. int i, ret;
  93. ret = 0;
  94. msg.addr = adap->i2c_demod->addr;
  95. msg.flags = 0;
  96. msg.len = 2;
  97. for (i = 0; i < num; i++) {
  98. msg.buf = (u8 *)&data[i];
  99. ret = i2c_transfer(adap->i2c_demod->adapter, &msg, 1);
  100. if (ret == 0)
  101. ret = -EREMOTE;
  102. if (ret < 0)
  103. return ret;
  104. }
  105. return 0;
  106. }
  107. static inline void pt3_lnb_ctrl(struct pt3_board *pt3, bool on)
  108. {
  109. iowrite32((on ? 0x0f : 0x0c), pt3->regs[0] + REG_SYSTEM_W);
  110. }
  111. static inline struct pt3_adapter *pt3_find_adapter(struct dvb_frontend *fe)
  112. {
  113. struct pt3_board *pt3;
  114. int i;
  115. if (one_adapter) {
  116. pt3 = fe->dvb->priv;
  117. for (i = 0; i < PT3_NUM_FE; i++)
  118. if (pt3->adaps[i]->fe == fe)
  119. return pt3->adaps[i];
  120. }
  121. return container_of(fe->dvb, struct pt3_adapter, dvb_adap);
  122. }
  123. /*
  124. * all 4 tuners in PT3 are packaged in a can module (Sharp VA4M6JC2103).
  125. * it seems that they share the power lines and Amp power line and
  126. * adaps[3] controls those powers.
  127. */
  128. static int
  129. pt3_set_tuner_power(struct pt3_board *pt3, bool tuner_on, bool amp_on)
  130. {
  131. struct reg_val rv = { 0x1e, 0x99 };
  132. if (tuner_on)
  133. rv.val |= 0x40;
  134. if (amp_on)
  135. rv.val |= 0x04;
  136. return pt3_demod_write(pt3->adaps[PT3_NUM_FE - 1], &rv, 1);
  137. }
  138. static int pt3_set_lna(struct dvb_frontend *fe)
  139. {
  140. struct pt3_adapter *adap;
  141. struct pt3_board *pt3;
  142. u32 val;
  143. int ret;
  144. /* LNA is shared btw. 2 TERR-tuners */
  145. adap = pt3_find_adapter(fe);
  146. val = fe->dtv_property_cache.lna;
  147. if (val == LNA_AUTO || val == adap->cur_lna)
  148. return 0;
  149. pt3 = adap->dvb_adap.priv;
  150. if (mutex_lock_interruptible(&pt3->lock))
  151. return -ERESTARTSYS;
  152. if (val)
  153. pt3->lna_on_cnt++;
  154. else
  155. pt3->lna_on_cnt--;
  156. if (val && pt3->lna_on_cnt <= 1) {
  157. pt3->lna_on_cnt = 1;
  158. ret = pt3_set_tuner_power(pt3, true, true);
  159. } else if (!val && pt3->lna_on_cnt <= 0) {
  160. pt3->lna_on_cnt = 0;
  161. ret = pt3_set_tuner_power(pt3, true, false);
  162. } else
  163. ret = 0;
  164. mutex_unlock(&pt3->lock);
  165. adap->cur_lna = (val != 0);
  166. return ret;
  167. }
  168. static int pt3_set_voltage(struct dvb_frontend *fe, enum fe_sec_voltage volt)
  169. {
  170. struct pt3_adapter *adap;
  171. struct pt3_board *pt3;
  172. bool on;
  173. /* LNB power is shared btw. 2 SAT-tuners */
  174. adap = pt3_find_adapter(fe);
  175. on = (volt != SEC_VOLTAGE_OFF);
  176. if (on == adap->cur_lnb)
  177. return 0;
  178. adap->cur_lnb = on;
  179. pt3 = adap->dvb_adap.priv;
  180. if (mutex_lock_interruptible(&pt3->lock))
  181. return -ERESTARTSYS;
  182. if (on)
  183. pt3->lnb_on_cnt++;
  184. else
  185. pt3->lnb_on_cnt--;
  186. if (on && pt3->lnb_on_cnt <= 1) {
  187. pt3->lnb_on_cnt = 1;
  188. pt3_lnb_ctrl(pt3, true);
  189. } else if (!on && pt3->lnb_on_cnt <= 0) {
  190. pt3->lnb_on_cnt = 0;
  191. pt3_lnb_ctrl(pt3, false);
  192. }
  193. mutex_unlock(&pt3->lock);
  194. return 0;
  195. }
  196. /* register values used in pt3_fe_init() */
  197. static const struct reg_val init0_sat[] = {
  198. { 0x03, 0x01 },
  199. { 0x1e, 0x10 },
  200. };
  201. static const struct reg_val init0_ter[] = {
  202. { 0x01, 0x40 },
  203. { 0x1c, 0x10 },
  204. };
  205. static const struct reg_val cfg_sat[] = {
  206. { 0x1c, 0x15 },
  207. { 0x1f, 0x04 },
  208. };
  209. static const struct reg_val cfg_ter[] = {
  210. { 0x1d, 0x01 },
  211. };
  212. /*
  213. * pt3_fe_init: initialize demod sub modules and ISDB-T tuners all at once.
  214. *
  215. * As for demod IC (TC90522) and ISDB-T tuners (MxL301RF),
  216. * the i2c sequences for init'ing them are not public and hidden in a ROM,
  217. * and include the board specific configurations as well.
  218. * They are stored in a lump and cannot be taken out / accessed separately,
  219. * thus cannot be moved to the FE/tuner driver.
  220. */
  221. static int pt3_fe_init(struct pt3_board *pt3)
  222. {
  223. int i, ret;
  224. struct dvb_frontend *fe;
  225. pt3_i2c_reset(pt3);
  226. ret = pt3_init_all_demods(pt3);
  227. if (ret < 0) {
  228. dev_warn(&pt3->pdev->dev, "Failed to init demod chips\n");
  229. return ret;
  230. }
  231. /* additional config? */
  232. for (i = 0; i < PT3_NUM_FE; i++) {
  233. fe = pt3->adaps[i]->fe;
  234. if (fe->ops.delsys[0] == SYS_ISDBS)
  235. ret = pt3_demod_write(pt3->adaps[i],
  236. init0_sat, ARRAY_SIZE(init0_sat));
  237. else
  238. ret = pt3_demod_write(pt3->adaps[i],
  239. init0_ter, ARRAY_SIZE(init0_ter));
  240. if (ret < 0) {
  241. dev_warn(&pt3->pdev->dev,
  242. "demod[%d] failed in init sequence0\n", i);
  243. return ret;
  244. }
  245. ret = fe->ops.init(fe);
  246. if (ret < 0)
  247. return ret;
  248. }
  249. usleep_range(2000, 4000);
  250. ret = pt3_set_tuner_power(pt3, true, false);
  251. if (ret < 0) {
  252. dev_warn(&pt3->pdev->dev, "Failed to control tuner module\n");
  253. return ret;
  254. }
  255. /* output pin configuration */
  256. for (i = 0; i < PT3_NUM_FE; i++) {
  257. fe = pt3->adaps[i]->fe;
  258. if (fe->ops.delsys[0] == SYS_ISDBS)
  259. ret = pt3_demod_write(pt3->adaps[i],
  260. cfg_sat, ARRAY_SIZE(cfg_sat));
  261. else
  262. ret = pt3_demod_write(pt3->adaps[i],
  263. cfg_ter, ARRAY_SIZE(cfg_ter));
  264. if (ret < 0) {
  265. dev_warn(&pt3->pdev->dev,
  266. "demod[%d] failed in init sequence1\n", i);
  267. return ret;
  268. }
  269. }
  270. usleep_range(4000, 6000);
  271. for (i = 0; i < PT3_NUM_FE; i++) {
  272. fe = pt3->adaps[i]->fe;
  273. if (fe->ops.delsys[0] != SYS_ISDBS)
  274. continue;
  275. /* init and wake-up ISDB-S tuners */
  276. ret = fe->ops.tuner_ops.init(fe);
  277. if (ret < 0) {
  278. dev_warn(&pt3->pdev->dev,
  279. "Failed to init SAT-tuner[%d]\n", i);
  280. return ret;
  281. }
  282. }
  283. ret = pt3_init_all_mxl301rf(pt3);
  284. if (ret < 0) {
  285. dev_warn(&pt3->pdev->dev, "Failed to init TERR-tuners\n");
  286. return ret;
  287. }
  288. ret = pt3_set_tuner_power(pt3, true, true);
  289. if (ret < 0) {
  290. dev_warn(&pt3->pdev->dev, "Failed to control tuner module\n");
  291. return ret;
  292. }
  293. /* Wake up all tuners and make an initial tuning,
  294. * in order to avoid interference among the tuners in the module,
  295. * according to the doc from the manufacturer.
  296. */
  297. for (i = 0; i < PT3_NUM_FE; i++) {
  298. fe = pt3->adaps[i]->fe;
  299. ret = 0;
  300. if (fe->ops.delsys[0] == SYS_ISDBT)
  301. ret = fe->ops.tuner_ops.init(fe);
  302. /* set only when called from pt3_probe(), not resume() */
  303. if (ret == 0 && fe->dtv_property_cache.frequency == 0) {
  304. fe->dtv_property_cache.frequency =
  305. adap_conf[i].init_freq;
  306. ret = fe->ops.tuner_ops.set_params(fe);
  307. }
  308. if (ret < 0) {
  309. dev_warn(&pt3->pdev->dev,
  310. "Failed in initial tuning of tuner[%d]\n", i);
  311. return ret;
  312. }
  313. }
  314. /* and sleep again, waiting to be opened by users. */
  315. for (i = 0; i < PT3_NUM_FE; i++) {
  316. fe = pt3->adaps[i]->fe;
  317. if (fe->ops.tuner_ops.sleep)
  318. ret = fe->ops.tuner_ops.sleep(fe);
  319. if (ret < 0)
  320. break;
  321. if (fe->ops.sleep)
  322. ret = fe->ops.sleep(fe);
  323. if (ret < 0)
  324. break;
  325. if (fe->ops.delsys[0] == SYS_ISDBS)
  326. fe->ops.set_voltage = &pt3_set_voltage;
  327. else
  328. fe->ops.set_lna = &pt3_set_lna;
  329. }
  330. if (i < PT3_NUM_FE) {
  331. dev_warn(&pt3->pdev->dev, "FE[%d] failed to standby\n", i);
  332. return ret;
  333. }
  334. return 0;
  335. }
  336. static int pt3_attach_fe(struct pt3_board *pt3, int i)
  337. {
  338. struct i2c_board_info info;
  339. struct tc90522_config cfg;
  340. struct i2c_client *cl;
  341. struct dvb_adapter *dvb_adap;
  342. int ret;
  343. info = adap_conf[i].demod_info;
  344. cfg = adap_conf[i].demod_cfg;
  345. cfg.tuner_i2c = NULL;
  346. info.platform_data = &cfg;
  347. ret = -ENODEV;
  348. request_module("tc90522");
  349. cl = i2c_new_device(&pt3->i2c_adap, &info);
  350. if (!cl || !cl->dev.driver)
  351. return -ENODEV;
  352. pt3->adaps[i]->i2c_demod = cl;
  353. if (!try_module_get(cl->dev.driver->owner))
  354. goto err_demod_i2c_unregister_device;
  355. if (!strncmp(cl->name, TC90522_I2C_DEV_SAT,
  356. strlen(TC90522_I2C_DEV_SAT))) {
  357. struct qm1d1c0042_config tcfg;
  358. tcfg = adap_conf[i].tuner_cfg.qm1d1c0042;
  359. tcfg.fe = cfg.fe;
  360. info = adap_conf[i].tuner_info;
  361. info.platform_data = &tcfg;
  362. request_module("qm1d1c0042");
  363. cl = i2c_new_device(cfg.tuner_i2c, &info);
  364. } else {
  365. struct mxl301rf_config tcfg;
  366. tcfg = adap_conf[i].tuner_cfg.mxl301rf;
  367. tcfg.fe = cfg.fe;
  368. info = adap_conf[i].tuner_info;
  369. info.platform_data = &tcfg;
  370. request_module("mxl301rf");
  371. cl = i2c_new_device(cfg.tuner_i2c, &info);
  372. }
  373. if (!cl || !cl->dev.driver)
  374. goto err_demod_module_put;
  375. pt3->adaps[i]->i2c_tuner = cl;
  376. if (!try_module_get(cl->dev.driver->owner))
  377. goto err_tuner_i2c_unregister_device;
  378. dvb_adap = &pt3->adaps[one_adapter ? 0 : i]->dvb_adap;
  379. ret = dvb_register_frontend(dvb_adap, cfg.fe);
  380. if (ret < 0)
  381. goto err_tuner_module_put;
  382. pt3->adaps[i]->fe = cfg.fe;
  383. return 0;
  384. err_tuner_module_put:
  385. module_put(pt3->adaps[i]->i2c_tuner->dev.driver->owner);
  386. err_tuner_i2c_unregister_device:
  387. i2c_unregister_device(pt3->adaps[i]->i2c_tuner);
  388. err_demod_module_put:
  389. module_put(pt3->adaps[i]->i2c_demod->dev.driver->owner);
  390. err_demod_i2c_unregister_device:
  391. i2c_unregister_device(pt3->adaps[i]->i2c_demod);
  392. return ret;
  393. }
  394. static int pt3_fetch_thread(void *data)
  395. {
  396. struct pt3_adapter *adap = data;
  397. ktime_t delay;
  398. bool was_frozen;
  399. #define PT3_INITIAL_BUF_DROPS 4
  400. #define PT3_FETCH_DELAY 10
  401. #define PT3_FETCH_DELAY_DELTA 2
  402. pt3_init_dmabuf(adap);
  403. adap->num_discard = PT3_INITIAL_BUF_DROPS;
  404. dev_dbg(adap->dvb_adap.device, "PT3: [%s] started\n",
  405. adap->thread->comm);
  406. set_freezable();
  407. while (!kthread_freezable_should_stop(&was_frozen)) {
  408. if (was_frozen)
  409. adap->num_discard = PT3_INITIAL_BUF_DROPS;
  410. pt3_proc_dma(adap);
  411. delay = PT3_FETCH_DELAY * NSEC_PER_MSEC;
  412. set_current_state(TASK_UNINTERRUPTIBLE);
  413. freezable_schedule_hrtimeout_range(&delay,
  414. PT3_FETCH_DELAY_DELTA * NSEC_PER_MSEC,
  415. HRTIMER_MODE_REL);
  416. }
  417. dev_dbg(adap->dvb_adap.device, "PT3: [%s] exited\n",
  418. adap->thread->comm);
  419. adap->thread = NULL;
  420. return 0;
  421. }
  422. static int pt3_start_streaming(struct pt3_adapter *adap)
  423. {
  424. struct task_struct *thread;
  425. /* start fetching thread */
  426. thread = kthread_run(pt3_fetch_thread, adap, "pt3-ad%i-dmx%i",
  427. adap->dvb_adap.num, adap->dmxdev.dvbdev->id);
  428. if (IS_ERR(thread)) {
  429. int ret = PTR_ERR(thread);
  430. dev_warn(adap->dvb_adap.device,
  431. "PT3 (adap:%d, dmx:%d): failed to start kthread\n",
  432. adap->dvb_adap.num, adap->dmxdev.dvbdev->id);
  433. return ret;
  434. }
  435. adap->thread = thread;
  436. return pt3_start_dma(adap);
  437. }
  438. static int pt3_stop_streaming(struct pt3_adapter *adap)
  439. {
  440. int ret;
  441. ret = pt3_stop_dma(adap);
  442. if (ret)
  443. dev_warn(adap->dvb_adap.device,
  444. "PT3: failed to stop streaming of adap:%d/FE:%d\n",
  445. adap->dvb_adap.num, adap->fe->id);
  446. /* kill the fetching thread */
  447. ret = kthread_stop(adap->thread);
  448. return ret;
  449. }
  450. static int pt3_start_feed(struct dvb_demux_feed *feed)
  451. {
  452. struct pt3_adapter *adap;
  453. if (signal_pending(current))
  454. return -EINTR;
  455. adap = container_of(feed->demux, struct pt3_adapter, demux);
  456. adap->num_feeds++;
  457. if (adap->thread)
  458. return 0;
  459. if (adap->num_feeds != 1) {
  460. dev_warn(adap->dvb_adap.device,
  461. "%s: unmatched start/stop_feed in adap:%i/dmx:%i\n",
  462. __func__, adap->dvb_adap.num, adap->dmxdev.dvbdev->id);
  463. adap->num_feeds = 1;
  464. }
  465. return pt3_start_streaming(adap);
  466. }
  467. static int pt3_stop_feed(struct dvb_demux_feed *feed)
  468. {
  469. struct pt3_adapter *adap;
  470. adap = container_of(feed->demux, struct pt3_adapter, demux);
  471. adap->num_feeds--;
  472. if (adap->num_feeds > 0 || !adap->thread)
  473. return 0;
  474. adap->num_feeds = 0;
  475. return pt3_stop_streaming(adap);
  476. }
  477. static int pt3_alloc_adapter(struct pt3_board *pt3, int index)
  478. {
  479. int ret;
  480. struct pt3_adapter *adap;
  481. struct dvb_adapter *da;
  482. adap = kzalloc(sizeof(*adap), GFP_KERNEL);
  483. if (!adap)
  484. return -ENOMEM;
  485. pt3->adaps[index] = adap;
  486. adap->adap_idx = index;
  487. if (index == 0 || !one_adapter) {
  488. ret = dvb_register_adapter(&adap->dvb_adap, "PT3 DVB",
  489. THIS_MODULE, &pt3->pdev->dev, adapter_nr);
  490. if (ret < 0) {
  491. dev_err(&pt3->pdev->dev,
  492. "failed to register adapter dev\n");
  493. goto err_mem;
  494. }
  495. da = &adap->dvb_adap;
  496. } else
  497. da = &pt3->adaps[0]->dvb_adap;
  498. adap->dvb_adap.priv = pt3;
  499. adap->demux.dmx.capabilities = DMX_TS_FILTERING | DMX_SECTION_FILTERING;
  500. adap->demux.priv = adap;
  501. adap->demux.feednum = 256;
  502. adap->demux.filternum = 256;
  503. adap->demux.start_feed = pt3_start_feed;
  504. adap->demux.stop_feed = pt3_stop_feed;
  505. ret = dvb_dmx_init(&adap->demux);
  506. if (ret < 0) {
  507. dev_err(&pt3->pdev->dev, "failed to init dmx dev\n");
  508. goto err_adap;
  509. }
  510. adap->dmxdev.filternum = 256;
  511. adap->dmxdev.demux = &adap->demux.dmx;
  512. ret = dvb_dmxdev_init(&adap->dmxdev, da);
  513. if (ret < 0) {
  514. dev_err(&pt3->pdev->dev, "failed to init dmxdev\n");
  515. goto err_demux;
  516. }
  517. ret = pt3_alloc_dmabuf(adap);
  518. if (ret) {
  519. dev_err(&pt3->pdev->dev, "failed to alloc DMA buffers\n");
  520. goto err_dmabuf;
  521. }
  522. return 0;
  523. err_dmabuf:
  524. pt3_free_dmabuf(adap);
  525. dvb_dmxdev_release(&adap->dmxdev);
  526. err_demux:
  527. dvb_dmx_release(&adap->demux);
  528. err_adap:
  529. if (index == 0 || !one_adapter)
  530. dvb_unregister_adapter(da);
  531. err_mem:
  532. kfree(adap);
  533. pt3->adaps[index] = NULL;
  534. return ret;
  535. }
  536. static void pt3_cleanup_adapter(struct pt3_board *pt3, int index)
  537. {
  538. struct pt3_adapter *adap;
  539. struct dmx_demux *dmx;
  540. adap = pt3->adaps[index];
  541. if (adap == NULL)
  542. return;
  543. /* stop demux kthread */
  544. if (adap->thread)
  545. pt3_stop_streaming(adap);
  546. dmx = &adap->demux.dmx;
  547. dmx->close(dmx);
  548. if (adap->fe) {
  549. adap->fe->callback = NULL;
  550. if (adap->fe->frontend_priv)
  551. dvb_unregister_frontend(adap->fe);
  552. if (adap->i2c_tuner) {
  553. module_put(adap->i2c_tuner->dev.driver->owner);
  554. i2c_unregister_device(adap->i2c_tuner);
  555. }
  556. if (adap->i2c_demod) {
  557. module_put(adap->i2c_demod->dev.driver->owner);
  558. i2c_unregister_device(adap->i2c_demod);
  559. }
  560. }
  561. pt3_free_dmabuf(adap);
  562. dvb_dmxdev_release(&adap->dmxdev);
  563. dvb_dmx_release(&adap->demux);
  564. if (index == 0 || !one_adapter)
  565. dvb_unregister_adapter(&adap->dvb_adap);
  566. kfree(adap);
  567. pt3->adaps[index] = NULL;
  568. }
  569. #ifdef CONFIG_PM_SLEEP
  570. static int pt3_suspend(struct device *dev)
  571. {
  572. struct pci_dev *pdev = to_pci_dev(dev);
  573. struct pt3_board *pt3 = pci_get_drvdata(pdev);
  574. int i;
  575. struct pt3_adapter *adap;
  576. for (i = 0; i < PT3_NUM_FE; i++) {
  577. adap = pt3->adaps[i];
  578. if (adap->num_feeds > 0)
  579. pt3_stop_dma(adap);
  580. dvb_frontend_suspend(adap->fe);
  581. pt3_free_dmabuf(adap);
  582. }
  583. pt3_lnb_ctrl(pt3, false);
  584. pt3_set_tuner_power(pt3, false, false);
  585. return 0;
  586. }
  587. static int pt3_resume(struct device *dev)
  588. {
  589. struct pci_dev *pdev = to_pci_dev(dev);
  590. struct pt3_board *pt3 = pci_get_drvdata(pdev);
  591. int i, ret;
  592. struct pt3_adapter *adap;
  593. ret = pt3_fe_init(pt3);
  594. if (ret)
  595. return ret;
  596. if (pt3->lna_on_cnt > 0)
  597. pt3_set_tuner_power(pt3, true, true);
  598. if (pt3->lnb_on_cnt > 0)
  599. pt3_lnb_ctrl(pt3, true);
  600. for (i = 0; i < PT3_NUM_FE; i++) {
  601. adap = pt3->adaps[i];
  602. dvb_frontend_resume(adap->fe);
  603. ret = pt3_alloc_dmabuf(adap);
  604. if (ret) {
  605. dev_err(&pt3->pdev->dev, "failed to alloc DMA bufs\n");
  606. continue;
  607. }
  608. if (adap->num_feeds > 0)
  609. pt3_start_dma(adap);
  610. }
  611. return 0;
  612. }
  613. #endif /* CONFIG_PM_SLEEP */
  614. static void pt3_remove(struct pci_dev *pdev)
  615. {
  616. struct pt3_board *pt3;
  617. int i;
  618. pt3 = pci_get_drvdata(pdev);
  619. for (i = PT3_NUM_FE - 1; i >= 0; i--)
  620. pt3_cleanup_adapter(pt3, i);
  621. i2c_del_adapter(&pt3->i2c_adap);
  622. kfree(pt3->i2c_buf);
  623. pci_iounmap(pt3->pdev, pt3->regs[0]);
  624. pci_iounmap(pt3->pdev, pt3->regs[1]);
  625. pci_release_regions(pdev);
  626. pci_disable_device(pdev);
  627. kfree(pt3);
  628. }
  629. static int pt3_probe(struct pci_dev *pdev, const struct pci_device_id *ent)
  630. {
  631. u8 rev;
  632. u32 ver;
  633. int i, ret;
  634. struct pt3_board *pt3;
  635. struct i2c_adapter *i2c;
  636. if (pci_read_config_byte(pdev, PCI_REVISION_ID, &rev) || rev != 1)
  637. return -ENODEV;
  638. ret = pci_enable_device(pdev);
  639. if (ret < 0)
  640. return -ENODEV;
  641. pci_set_master(pdev);
  642. ret = pci_request_regions(pdev, DRV_NAME);
  643. if (ret < 0)
  644. goto err_disable_device;
  645. ret = dma_set_mask(&pdev->dev, DMA_BIT_MASK(64));
  646. if (ret == 0)
  647. dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64));
  648. else {
  649. ret = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
  650. if (ret == 0)
  651. dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32));
  652. else {
  653. dev_err(&pdev->dev, "Failed to set DMA mask\n");
  654. goto err_release_regions;
  655. }
  656. dev_info(&pdev->dev, "Use 32bit DMA\n");
  657. }
  658. pt3 = kzalloc(sizeof(*pt3), GFP_KERNEL);
  659. if (!pt3) {
  660. ret = -ENOMEM;
  661. goto err_release_regions;
  662. }
  663. pci_set_drvdata(pdev, pt3);
  664. pt3->pdev = pdev;
  665. mutex_init(&pt3->lock);
  666. pt3->regs[0] = pci_ioremap_bar(pdev, 0);
  667. pt3->regs[1] = pci_ioremap_bar(pdev, 2);
  668. if (pt3->regs[0] == NULL || pt3->regs[1] == NULL) {
  669. dev_err(&pdev->dev, "Failed to ioremap\n");
  670. ret = -ENOMEM;
  671. goto err_kfree;
  672. }
  673. ver = ioread32(pt3->regs[0] + REG_VERSION);
  674. if ((ver >> 16) != 0x0301) {
  675. dev_warn(&pdev->dev, "PT%d, I/F-ver.:%d not supported\n",
  676. ver >> 24, (ver & 0x00ff0000) >> 16);
  677. ret = -ENODEV;
  678. goto err_iounmap;
  679. }
  680. pt3->num_bufs = clamp_val(num_bufs, MIN_DATA_BUFS, MAX_DATA_BUFS);
  681. pt3->i2c_buf = kmalloc(sizeof(*pt3->i2c_buf), GFP_KERNEL);
  682. if (pt3->i2c_buf == NULL) {
  683. ret = -ENOMEM;
  684. goto err_iounmap;
  685. }
  686. i2c = &pt3->i2c_adap;
  687. i2c->owner = THIS_MODULE;
  688. i2c->algo = &pt3_i2c_algo;
  689. i2c->algo_data = NULL;
  690. i2c->dev.parent = &pdev->dev;
  691. strlcpy(i2c->name, DRV_NAME, sizeof(i2c->name));
  692. i2c_set_adapdata(i2c, pt3);
  693. ret = i2c_add_adapter(i2c);
  694. if (ret < 0)
  695. goto err_i2cbuf;
  696. for (i = 0; i < PT3_NUM_FE; i++) {
  697. ret = pt3_alloc_adapter(pt3, i);
  698. if (ret < 0)
  699. break;
  700. ret = pt3_attach_fe(pt3, i);
  701. if (ret < 0)
  702. break;
  703. }
  704. if (i < PT3_NUM_FE) {
  705. dev_err(&pdev->dev, "Failed to create FE%d\n", i);
  706. goto err_cleanup_adapters;
  707. }
  708. ret = pt3_fe_init(pt3);
  709. if (ret < 0) {
  710. dev_err(&pdev->dev, "Failed to init frontends\n");
  711. i = PT3_NUM_FE - 1;
  712. goto err_cleanup_adapters;
  713. }
  714. dev_info(&pdev->dev,
  715. "successfully init'ed PT%d (fw:0x%02x, I/F:0x%02x)\n",
  716. ver >> 24, (ver >> 8) & 0xff, (ver >> 16) & 0xff);
  717. return 0;
  718. err_cleanup_adapters:
  719. while (i >= 0)
  720. pt3_cleanup_adapter(pt3, i--);
  721. i2c_del_adapter(i2c);
  722. err_i2cbuf:
  723. kfree(pt3->i2c_buf);
  724. err_iounmap:
  725. if (pt3->regs[0])
  726. pci_iounmap(pdev, pt3->regs[0]);
  727. if (pt3->regs[1])
  728. pci_iounmap(pdev, pt3->regs[1]);
  729. err_kfree:
  730. kfree(pt3);
  731. err_release_regions:
  732. pci_release_regions(pdev);
  733. err_disable_device:
  734. pci_disable_device(pdev);
  735. return ret;
  736. }
  737. static const struct pci_device_id pt3_id_table[] = {
  738. { PCI_DEVICE_SUB(0x1172, 0x4c15, 0xee8d, 0x0368) },
  739. { },
  740. };
  741. MODULE_DEVICE_TABLE(pci, pt3_id_table);
  742. static SIMPLE_DEV_PM_OPS(pt3_pm_ops, pt3_suspend, pt3_resume);
  743. static struct pci_driver pt3_driver = {
  744. .name = DRV_NAME,
  745. .probe = pt3_probe,
  746. .remove = pt3_remove,
  747. .id_table = pt3_id_table,
  748. .driver.pm = &pt3_pm_ops,
  749. };
  750. module_pci_driver(pt3_driver);
  751. MODULE_DESCRIPTION("Earthsoft PT3 Driver");
  752. MODULE_AUTHOR("Akihiro TSUKADA");
  753. MODULE_LICENSE("GPL");