ocrdma_verbs.c 80 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088
  1. /* This file is part of the Emulex RoCE Device Driver for
  2. * RoCE (RDMA over Converged Ethernet) adapters.
  3. * Copyright (C) 2012-2015 Emulex. All rights reserved.
  4. * EMULEX and SLI are trademarks of Emulex.
  5. * www.emulex.com
  6. *
  7. * This software is available to you under a choice of one of two licenses.
  8. * You may choose to be licensed under the terms of the GNU General Public
  9. * License (GPL) Version 2, available from the file COPYING in the main
  10. * directory of this source tree, or the BSD license below:
  11. *
  12. * Redistribution and use in source and binary forms, with or without
  13. * modification, are permitted provided that the following conditions
  14. * are met:
  15. *
  16. * - Redistributions of source code must retain the above copyright notice,
  17. * this list of conditions and the following disclaimer.
  18. *
  19. * - Redistributions in binary form must reproduce the above copyright
  20. * notice, this list of conditions and the following disclaimer in
  21. * the documentation and/or other materials provided with the distribution.
  22. *
  23. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,THE
  25. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  26. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
  27. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  28. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  29. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  30. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  31. * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
  32. * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
  33. * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34. *
  35. * Contact Information:
  36. * linux-drivers@emulex.com
  37. *
  38. * Emulex
  39. * 3333 Susan Street
  40. * Costa Mesa, CA 92626
  41. */
  42. #include <linux/dma-mapping.h>
  43. #include <rdma/ib_verbs.h>
  44. #include <rdma/ib_user_verbs.h>
  45. #include <rdma/iw_cm.h>
  46. #include <rdma/ib_umem.h>
  47. #include <rdma/ib_addr.h>
  48. #include <rdma/ib_cache.h>
  49. #include "ocrdma.h"
  50. #include "ocrdma_hw.h"
  51. #include "ocrdma_verbs.h"
  52. #include <rdma/ocrdma-abi.h>
  53. int ocrdma_query_pkey(struct ib_device *ibdev, u8 port, u16 index, u16 *pkey)
  54. {
  55. if (index > 1)
  56. return -EINVAL;
  57. *pkey = 0xffff;
  58. return 0;
  59. }
  60. int ocrdma_query_gid(struct ib_device *ibdev, u8 port,
  61. int index, union ib_gid *sgid)
  62. {
  63. int ret;
  64. struct ocrdma_dev *dev;
  65. dev = get_ocrdma_dev(ibdev);
  66. memset(sgid, 0, sizeof(*sgid));
  67. if (index >= OCRDMA_MAX_SGID)
  68. return -EINVAL;
  69. ret = ib_get_cached_gid(ibdev, port, index, sgid, NULL);
  70. if (ret == -EAGAIN) {
  71. memcpy(sgid, &zgid, sizeof(*sgid));
  72. return 0;
  73. }
  74. return ret;
  75. }
  76. int ocrdma_add_gid(struct ib_device *device,
  77. u8 port_num,
  78. unsigned int index,
  79. const union ib_gid *gid,
  80. const struct ib_gid_attr *attr,
  81. void **context) {
  82. return 0;
  83. }
  84. int ocrdma_del_gid(struct ib_device *device,
  85. u8 port_num,
  86. unsigned int index,
  87. void **context) {
  88. return 0;
  89. }
  90. int ocrdma_query_device(struct ib_device *ibdev, struct ib_device_attr *attr,
  91. struct ib_udata *uhw)
  92. {
  93. struct ocrdma_dev *dev = get_ocrdma_dev(ibdev);
  94. if (uhw->inlen || uhw->outlen)
  95. return -EINVAL;
  96. memset(attr, 0, sizeof *attr);
  97. memcpy(&attr->fw_ver, &dev->attr.fw_ver[0],
  98. min(sizeof(dev->attr.fw_ver), sizeof(attr->fw_ver)));
  99. ocrdma_get_guid(dev, (u8 *)&attr->sys_image_guid);
  100. attr->max_mr_size = dev->attr.max_mr_size;
  101. attr->page_size_cap = 0xffff000;
  102. attr->vendor_id = dev->nic_info.pdev->vendor;
  103. attr->vendor_part_id = dev->nic_info.pdev->device;
  104. attr->hw_ver = dev->asic_id;
  105. attr->max_qp = dev->attr.max_qp;
  106. attr->max_ah = OCRDMA_MAX_AH;
  107. attr->max_qp_wr = dev->attr.max_wqe;
  108. attr->device_cap_flags = IB_DEVICE_CURR_QP_STATE_MOD |
  109. IB_DEVICE_RC_RNR_NAK_GEN |
  110. IB_DEVICE_SHUTDOWN_PORT |
  111. IB_DEVICE_SYS_IMAGE_GUID |
  112. IB_DEVICE_LOCAL_DMA_LKEY |
  113. IB_DEVICE_MEM_MGT_EXTENSIONS;
  114. attr->max_sge = min(dev->attr.max_send_sge, dev->attr.max_recv_sge);
  115. attr->max_sge_rd = dev->attr.max_rdma_sge;
  116. attr->max_cq = dev->attr.max_cq;
  117. attr->max_cqe = dev->attr.max_cqe;
  118. attr->max_mr = dev->attr.max_mr;
  119. attr->max_mw = dev->attr.max_mw;
  120. attr->max_pd = dev->attr.max_pd;
  121. attr->atomic_cap = 0;
  122. attr->max_fmr = 0;
  123. attr->max_map_per_fmr = 0;
  124. attr->max_qp_rd_atom =
  125. min(dev->attr.max_ord_per_qp, dev->attr.max_ird_per_qp);
  126. attr->max_qp_init_rd_atom = dev->attr.max_ord_per_qp;
  127. attr->max_srq = dev->attr.max_srq;
  128. attr->max_srq_sge = dev->attr.max_srq_sge;
  129. attr->max_srq_wr = dev->attr.max_rqe;
  130. attr->local_ca_ack_delay = dev->attr.local_ca_ack_delay;
  131. attr->max_fast_reg_page_list_len = dev->attr.max_pages_per_frmr;
  132. attr->max_pkeys = 1;
  133. return 0;
  134. }
  135. struct net_device *ocrdma_get_netdev(struct ib_device *ibdev, u8 port_num)
  136. {
  137. struct ocrdma_dev *dev;
  138. struct net_device *ndev = NULL;
  139. rcu_read_lock();
  140. dev = get_ocrdma_dev(ibdev);
  141. if (dev)
  142. ndev = dev->nic_info.netdev;
  143. if (ndev)
  144. dev_hold(ndev);
  145. rcu_read_unlock();
  146. return ndev;
  147. }
  148. static inline void get_link_speed_and_width(struct ocrdma_dev *dev,
  149. u8 *ib_speed, u8 *ib_width)
  150. {
  151. int status;
  152. u8 speed;
  153. status = ocrdma_mbx_get_link_speed(dev, &speed, NULL);
  154. if (status)
  155. speed = OCRDMA_PHYS_LINK_SPEED_ZERO;
  156. switch (speed) {
  157. case OCRDMA_PHYS_LINK_SPEED_1GBPS:
  158. *ib_speed = IB_SPEED_SDR;
  159. *ib_width = IB_WIDTH_1X;
  160. break;
  161. case OCRDMA_PHYS_LINK_SPEED_10GBPS:
  162. *ib_speed = IB_SPEED_QDR;
  163. *ib_width = IB_WIDTH_1X;
  164. break;
  165. case OCRDMA_PHYS_LINK_SPEED_20GBPS:
  166. *ib_speed = IB_SPEED_DDR;
  167. *ib_width = IB_WIDTH_4X;
  168. break;
  169. case OCRDMA_PHYS_LINK_SPEED_40GBPS:
  170. *ib_speed = IB_SPEED_QDR;
  171. *ib_width = IB_WIDTH_4X;
  172. break;
  173. default:
  174. /* Unsupported */
  175. *ib_speed = IB_SPEED_SDR;
  176. *ib_width = IB_WIDTH_1X;
  177. }
  178. }
  179. int ocrdma_query_port(struct ib_device *ibdev,
  180. u8 port, struct ib_port_attr *props)
  181. {
  182. enum ib_port_state port_state;
  183. struct ocrdma_dev *dev;
  184. struct net_device *netdev;
  185. /* props being zeroed by the caller, avoid zeroing it here */
  186. dev = get_ocrdma_dev(ibdev);
  187. if (port > 1) {
  188. pr_err("%s(%d) invalid_port=0x%x\n", __func__,
  189. dev->id, port);
  190. return -EINVAL;
  191. }
  192. netdev = dev->nic_info.netdev;
  193. if (netif_running(netdev) && netif_oper_up(netdev)) {
  194. port_state = IB_PORT_ACTIVE;
  195. props->phys_state = 5;
  196. } else {
  197. port_state = IB_PORT_DOWN;
  198. props->phys_state = 3;
  199. }
  200. props->max_mtu = IB_MTU_4096;
  201. props->active_mtu = iboe_get_mtu(netdev->mtu);
  202. props->lid = 0;
  203. props->lmc = 0;
  204. props->sm_lid = 0;
  205. props->sm_sl = 0;
  206. props->state = port_state;
  207. props->port_cap_flags =
  208. IB_PORT_CM_SUP |
  209. IB_PORT_REINIT_SUP |
  210. IB_PORT_DEVICE_MGMT_SUP | IB_PORT_VENDOR_CLASS_SUP |
  211. IB_PORT_IP_BASED_GIDS;
  212. props->gid_tbl_len = OCRDMA_MAX_SGID;
  213. props->pkey_tbl_len = 1;
  214. props->bad_pkey_cntr = 0;
  215. props->qkey_viol_cntr = 0;
  216. get_link_speed_and_width(dev, &props->active_speed,
  217. &props->active_width);
  218. props->max_msg_sz = 0x80000000;
  219. props->max_vl_num = 4;
  220. return 0;
  221. }
  222. int ocrdma_modify_port(struct ib_device *ibdev, u8 port, int mask,
  223. struct ib_port_modify *props)
  224. {
  225. struct ocrdma_dev *dev;
  226. dev = get_ocrdma_dev(ibdev);
  227. if (port > 1) {
  228. pr_err("%s(%d) invalid_port=0x%x\n", __func__, dev->id, port);
  229. return -EINVAL;
  230. }
  231. return 0;
  232. }
  233. static int ocrdma_add_mmap(struct ocrdma_ucontext *uctx, u64 phy_addr,
  234. unsigned long len)
  235. {
  236. struct ocrdma_mm *mm;
  237. mm = kzalloc(sizeof(*mm), GFP_KERNEL);
  238. if (mm == NULL)
  239. return -ENOMEM;
  240. mm->key.phy_addr = phy_addr;
  241. mm->key.len = len;
  242. INIT_LIST_HEAD(&mm->entry);
  243. mutex_lock(&uctx->mm_list_lock);
  244. list_add_tail(&mm->entry, &uctx->mm_head);
  245. mutex_unlock(&uctx->mm_list_lock);
  246. return 0;
  247. }
  248. static void ocrdma_del_mmap(struct ocrdma_ucontext *uctx, u64 phy_addr,
  249. unsigned long len)
  250. {
  251. struct ocrdma_mm *mm, *tmp;
  252. mutex_lock(&uctx->mm_list_lock);
  253. list_for_each_entry_safe(mm, tmp, &uctx->mm_head, entry) {
  254. if (len != mm->key.len && phy_addr != mm->key.phy_addr)
  255. continue;
  256. list_del(&mm->entry);
  257. kfree(mm);
  258. break;
  259. }
  260. mutex_unlock(&uctx->mm_list_lock);
  261. }
  262. static bool ocrdma_search_mmap(struct ocrdma_ucontext *uctx, u64 phy_addr,
  263. unsigned long len)
  264. {
  265. bool found = false;
  266. struct ocrdma_mm *mm;
  267. mutex_lock(&uctx->mm_list_lock);
  268. list_for_each_entry(mm, &uctx->mm_head, entry) {
  269. if (len != mm->key.len && phy_addr != mm->key.phy_addr)
  270. continue;
  271. found = true;
  272. break;
  273. }
  274. mutex_unlock(&uctx->mm_list_lock);
  275. return found;
  276. }
  277. static u16 _ocrdma_pd_mgr_get_bitmap(struct ocrdma_dev *dev, bool dpp_pool)
  278. {
  279. u16 pd_bitmap_idx = 0;
  280. const unsigned long *pd_bitmap;
  281. if (dpp_pool) {
  282. pd_bitmap = dev->pd_mgr->pd_dpp_bitmap;
  283. pd_bitmap_idx = find_first_zero_bit(pd_bitmap,
  284. dev->pd_mgr->max_dpp_pd);
  285. __set_bit(pd_bitmap_idx, dev->pd_mgr->pd_dpp_bitmap);
  286. dev->pd_mgr->pd_dpp_count++;
  287. if (dev->pd_mgr->pd_dpp_count > dev->pd_mgr->pd_dpp_thrsh)
  288. dev->pd_mgr->pd_dpp_thrsh = dev->pd_mgr->pd_dpp_count;
  289. } else {
  290. pd_bitmap = dev->pd_mgr->pd_norm_bitmap;
  291. pd_bitmap_idx = find_first_zero_bit(pd_bitmap,
  292. dev->pd_mgr->max_normal_pd);
  293. __set_bit(pd_bitmap_idx, dev->pd_mgr->pd_norm_bitmap);
  294. dev->pd_mgr->pd_norm_count++;
  295. if (dev->pd_mgr->pd_norm_count > dev->pd_mgr->pd_norm_thrsh)
  296. dev->pd_mgr->pd_norm_thrsh = dev->pd_mgr->pd_norm_count;
  297. }
  298. return pd_bitmap_idx;
  299. }
  300. static int _ocrdma_pd_mgr_put_bitmap(struct ocrdma_dev *dev, u16 pd_id,
  301. bool dpp_pool)
  302. {
  303. u16 pd_count;
  304. u16 pd_bit_index;
  305. pd_count = dpp_pool ? dev->pd_mgr->pd_dpp_count :
  306. dev->pd_mgr->pd_norm_count;
  307. if (pd_count == 0)
  308. return -EINVAL;
  309. if (dpp_pool) {
  310. pd_bit_index = pd_id - dev->pd_mgr->pd_dpp_start;
  311. if (pd_bit_index >= dev->pd_mgr->max_dpp_pd) {
  312. return -EINVAL;
  313. } else {
  314. __clear_bit(pd_bit_index, dev->pd_mgr->pd_dpp_bitmap);
  315. dev->pd_mgr->pd_dpp_count--;
  316. }
  317. } else {
  318. pd_bit_index = pd_id - dev->pd_mgr->pd_norm_start;
  319. if (pd_bit_index >= dev->pd_mgr->max_normal_pd) {
  320. return -EINVAL;
  321. } else {
  322. __clear_bit(pd_bit_index, dev->pd_mgr->pd_norm_bitmap);
  323. dev->pd_mgr->pd_norm_count--;
  324. }
  325. }
  326. return 0;
  327. }
  328. static int ocrdma_put_pd_num(struct ocrdma_dev *dev, u16 pd_id,
  329. bool dpp_pool)
  330. {
  331. int status;
  332. mutex_lock(&dev->dev_lock);
  333. status = _ocrdma_pd_mgr_put_bitmap(dev, pd_id, dpp_pool);
  334. mutex_unlock(&dev->dev_lock);
  335. return status;
  336. }
  337. static int ocrdma_get_pd_num(struct ocrdma_dev *dev, struct ocrdma_pd *pd)
  338. {
  339. u16 pd_idx = 0;
  340. int status = 0;
  341. mutex_lock(&dev->dev_lock);
  342. if (pd->dpp_enabled) {
  343. /* try allocating DPP PD, if not available then normal PD */
  344. if (dev->pd_mgr->pd_dpp_count < dev->pd_mgr->max_dpp_pd) {
  345. pd_idx = _ocrdma_pd_mgr_get_bitmap(dev, true);
  346. pd->id = dev->pd_mgr->pd_dpp_start + pd_idx;
  347. pd->dpp_page = dev->pd_mgr->dpp_page_index + pd_idx;
  348. } else if (dev->pd_mgr->pd_norm_count <
  349. dev->pd_mgr->max_normal_pd) {
  350. pd_idx = _ocrdma_pd_mgr_get_bitmap(dev, false);
  351. pd->id = dev->pd_mgr->pd_norm_start + pd_idx;
  352. pd->dpp_enabled = false;
  353. } else {
  354. status = -EINVAL;
  355. }
  356. } else {
  357. if (dev->pd_mgr->pd_norm_count < dev->pd_mgr->max_normal_pd) {
  358. pd_idx = _ocrdma_pd_mgr_get_bitmap(dev, false);
  359. pd->id = dev->pd_mgr->pd_norm_start + pd_idx;
  360. } else {
  361. status = -EINVAL;
  362. }
  363. }
  364. mutex_unlock(&dev->dev_lock);
  365. return status;
  366. }
  367. static struct ocrdma_pd *_ocrdma_alloc_pd(struct ocrdma_dev *dev,
  368. struct ocrdma_ucontext *uctx,
  369. struct ib_udata *udata)
  370. {
  371. struct ocrdma_pd *pd = NULL;
  372. int status;
  373. pd = kzalloc(sizeof(*pd), GFP_KERNEL);
  374. if (!pd)
  375. return ERR_PTR(-ENOMEM);
  376. if (udata && uctx && dev->attr.max_dpp_pds) {
  377. pd->dpp_enabled =
  378. ocrdma_get_asic_type(dev) == OCRDMA_ASIC_GEN_SKH_R;
  379. pd->num_dpp_qp =
  380. pd->dpp_enabled ? (dev->nic_info.db_page_size /
  381. dev->attr.wqe_size) : 0;
  382. }
  383. if (dev->pd_mgr->pd_prealloc_valid) {
  384. status = ocrdma_get_pd_num(dev, pd);
  385. if (status == 0) {
  386. return pd;
  387. } else {
  388. kfree(pd);
  389. return ERR_PTR(status);
  390. }
  391. }
  392. retry:
  393. status = ocrdma_mbx_alloc_pd(dev, pd);
  394. if (status) {
  395. if (pd->dpp_enabled) {
  396. pd->dpp_enabled = false;
  397. pd->num_dpp_qp = 0;
  398. goto retry;
  399. } else {
  400. kfree(pd);
  401. return ERR_PTR(status);
  402. }
  403. }
  404. return pd;
  405. }
  406. static inline int is_ucontext_pd(struct ocrdma_ucontext *uctx,
  407. struct ocrdma_pd *pd)
  408. {
  409. return (uctx->cntxt_pd == pd ? true : false);
  410. }
  411. static int _ocrdma_dealloc_pd(struct ocrdma_dev *dev,
  412. struct ocrdma_pd *pd)
  413. {
  414. int status;
  415. if (dev->pd_mgr->pd_prealloc_valid)
  416. status = ocrdma_put_pd_num(dev, pd->id, pd->dpp_enabled);
  417. else
  418. status = ocrdma_mbx_dealloc_pd(dev, pd);
  419. kfree(pd);
  420. return status;
  421. }
  422. static int ocrdma_alloc_ucontext_pd(struct ocrdma_dev *dev,
  423. struct ocrdma_ucontext *uctx,
  424. struct ib_udata *udata)
  425. {
  426. int status = 0;
  427. uctx->cntxt_pd = _ocrdma_alloc_pd(dev, uctx, udata);
  428. if (IS_ERR(uctx->cntxt_pd)) {
  429. status = PTR_ERR(uctx->cntxt_pd);
  430. uctx->cntxt_pd = NULL;
  431. goto err;
  432. }
  433. uctx->cntxt_pd->uctx = uctx;
  434. uctx->cntxt_pd->ibpd.device = &dev->ibdev;
  435. err:
  436. return status;
  437. }
  438. static int ocrdma_dealloc_ucontext_pd(struct ocrdma_ucontext *uctx)
  439. {
  440. struct ocrdma_pd *pd = uctx->cntxt_pd;
  441. struct ocrdma_dev *dev = get_ocrdma_dev(pd->ibpd.device);
  442. if (uctx->pd_in_use) {
  443. pr_err("%s(%d) Freeing in use pdid=0x%x.\n",
  444. __func__, dev->id, pd->id);
  445. }
  446. uctx->cntxt_pd = NULL;
  447. (void)_ocrdma_dealloc_pd(dev, pd);
  448. return 0;
  449. }
  450. static struct ocrdma_pd *ocrdma_get_ucontext_pd(struct ocrdma_ucontext *uctx)
  451. {
  452. struct ocrdma_pd *pd = NULL;
  453. mutex_lock(&uctx->mm_list_lock);
  454. if (!uctx->pd_in_use) {
  455. uctx->pd_in_use = true;
  456. pd = uctx->cntxt_pd;
  457. }
  458. mutex_unlock(&uctx->mm_list_lock);
  459. return pd;
  460. }
  461. static void ocrdma_release_ucontext_pd(struct ocrdma_ucontext *uctx)
  462. {
  463. mutex_lock(&uctx->mm_list_lock);
  464. uctx->pd_in_use = false;
  465. mutex_unlock(&uctx->mm_list_lock);
  466. }
  467. struct ib_ucontext *ocrdma_alloc_ucontext(struct ib_device *ibdev,
  468. struct ib_udata *udata)
  469. {
  470. int status;
  471. struct ocrdma_ucontext *ctx;
  472. struct ocrdma_alloc_ucontext_resp resp;
  473. struct ocrdma_dev *dev = get_ocrdma_dev(ibdev);
  474. struct pci_dev *pdev = dev->nic_info.pdev;
  475. u32 map_len = roundup(sizeof(u32) * 2048, PAGE_SIZE);
  476. if (!udata)
  477. return ERR_PTR(-EFAULT);
  478. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  479. if (!ctx)
  480. return ERR_PTR(-ENOMEM);
  481. INIT_LIST_HEAD(&ctx->mm_head);
  482. mutex_init(&ctx->mm_list_lock);
  483. ctx->ah_tbl.va = dma_alloc_coherent(&pdev->dev, map_len,
  484. &ctx->ah_tbl.pa, GFP_KERNEL);
  485. if (!ctx->ah_tbl.va) {
  486. kfree(ctx);
  487. return ERR_PTR(-ENOMEM);
  488. }
  489. memset(ctx->ah_tbl.va, 0, map_len);
  490. ctx->ah_tbl.len = map_len;
  491. memset(&resp, 0, sizeof(resp));
  492. resp.ah_tbl_len = ctx->ah_tbl.len;
  493. resp.ah_tbl_page = virt_to_phys(ctx->ah_tbl.va);
  494. status = ocrdma_add_mmap(ctx, resp.ah_tbl_page, resp.ah_tbl_len);
  495. if (status)
  496. goto map_err;
  497. status = ocrdma_alloc_ucontext_pd(dev, ctx, udata);
  498. if (status)
  499. goto pd_err;
  500. resp.dev_id = dev->id;
  501. resp.max_inline_data = dev->attr.max_inline_data;
  502. resp.wqe_size = dev->attr.wqe_size;
  503. resp.rqe_size = dev->attr.rqe_size;
  504. resp.dpp_wqe_size = dev->attr.wqe_size;
  505. memcpy(resp.fw_ver, dev->attr.fw_ver, sizeof(resp.fw_ver));
  506. status = ib_copy_to_udata(udata, &resp, sizeof(resp));
  507. if (status)
  508. goto cpy_err;
  509. return &ctx->ibucontext;
  510. cpy_err:
  511. pd_err:
  512. ocrdma_del_mmap(ctx, ctx->ah_tbl.pa, ctx->ah_tbl.len);
  513. map_err:
  514. dma_free_coherent(&pdev->dev, ctx->ah_tbl.len, ctx->ah_tbl.va,
  515. ctx->ah_tbl.pa);
  516. kfree(ctx);
  517. return ERR_PTR(status);
  518. }
  519. int ocrdma_dealloc_ucontext(struct ib_ucontext *ibctx)
  520. {
  521. int status;
  522. struct ocrdma_mm *mm, *tmp;
  523. struct ocrdma_ucontext *uctx = get_ocrdma_ucontext(ibctx);
  524. struct ocrdma_dev *dev = get_ocrdma_dev(ibctx->device);
  525. struct pci_dev *pdev = dev->nic_info.pdev;
  526. status = ocrdma_dealloc_ucontext_pd(uctx);
  527. ocrdma_del_mmap(uctx, uctx->ah_tbl.pa, uctx->ah_tbl.len);
  528. dma_free_coherent(&pdev->dev, uctx->ah_tbl.len, uctx->ah_tbl.va,
  529. uctx->ah_tbl.pa);
  530. list_for_each_entry_safe(mm, tmp, &uctx->mm_head, entry) {
  531. list_del(&mm->entry);
  532. kfree(mm);
  533. }
  534. kfree(uctx);
  535. return status;
  536. }
  537. int ocrdma_mmap(struct ib_ucontext *context, struct vm_area_struct *vma)
  538. {
  539. struct ocrdma_ucontext *ucontext = get_ocrdma_ucontext(context);
  540. struct ocrdma_dev *dev = get_ocrdma_dev(context->device);
  541. unsigned long vm_page = vma->vm_pgoff << PAGE_SHIFT;
  542. u64 unmapped_db = (u64) dev->nic_info.unmapped_db;
  543. unsigned long len = (vma->vm_end - vma->vm_start);
  544. int status;
  545. bool found;
  546. if (vma->vm_start & (PAGE_SIZE - 1))
  547. return -EINVAL;
  548. found = ocrdma_search_mmap(ucontext, vma->vm_pgoff << PAGE_SHIFT, len);
  549. if (!found)
  550. return -EINVAL;
  551. if ((vm_page >= unmapped_db) && (vm_page <= (unmapped_db +
  552. dev->nic_info.db_total_size)) &&
  553. (len <= dev->nic_info.db_page_size)) {
  554. if (vma->vm_flags & VM_READ)
  555. return -EPERM;
  556. vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
  557. status = io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
  558. len, vma->vm_page_prot);
  559. } else if (dev->nic_info.dpp_unmapped_len &&
  560. (vm_page >= (u64) dev->nic_info.dpp_unmapped_addr) &&
  561. (vm_page <= (u64) (dev->nic_info.dpp_unmapped_addr +
  562. dev->nic_info.dpp_unmapped_len)) &&
  563. (len <= dev->nic_info.dpp_unmapped_len)) {
  564. if (vma->vm_flags & VM_READ)
  565. return -EPERM;
  566. vma->vm_page_prot = pgprot_writecombine(vma->vm_page_prot);
  567. status = io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
  568. len, vma->vm_page_prot);
  569. } else {
  570. status = remap_pfn_range(vma, vma->vm_start,
  571. vma->vm_pgoff, len, vma->vm_page_prot);
  572. }
  573. return status;
  574. }
  575. static int ocrdma_copy_pd_uresp(struct ocrdma_dev *dev, struct ocrdma_pd *pd,
  576. struct ib_ucontext *ib_ctx,
  577. struct ib_udata *udata)
  578. {
  579. int status;
  580. u64 db_page_addr;
  581. u64 dpp_page_addr = 0;
  582. u32 db_page_size;
  583. struct ocrdma_alloc_pd_uresp rsp;
  584. struct ocrdma_ucontext *uctx = get_ocrdma_ucontext(ib_ctx);
  585. memset(&rsp, 0, sizeof(rsp));
  586. rsp.id = pd->id;
  587. rsp.dpp_enabled = pd->dpp_enabled;
  588. db_page_addr = ocrdma_get_db_addr(dev, pd->id);
  589. db_page_size = dev->nic_info.db_page_size;
  590. status = ocrdma_add_mmap(uctx, db_page_addr, db_page_size);
  591. if (status)
  592. return status;
  593. if (pd->dpp_enabled) {
  594. dpp_page_addr = dev->nic_info.dpp_unmapped_addr +
  595. (pd->id * PAGE_SIZE);
  596. status = ocrdma_add_mmap(uctx, dpp_page_addr,
  597. PAGE_SIZE);
  598. if (status)
  599. goto dpp_map_err;
  600. rsp.dpp_page_addr_hi = upper_32_bits(dpp_page_addr);
  601. rsp.dpp_page_addr_lo = dpp_page_addr;
  602. }
  603. status = ib_copy_to_udata(udata, &rsp, sizeof(rsp));
  604. if (status)
  605. goto ucopy_err;
  606. pd->uctx = uctx;
  607. return 0;
  608. ucopy_err:
  609. if (pd->dpp_enabled)
  610. ocrdma_del_mmap(pd->uctx, dpp_page_addr, PAGE_SIZE);
  611. dpp_map_err:
  612. ocrdma_del_mmap(pd->uctx, db_page_addr, db_page_size);
  613. return status;
  614. }
  615. struct ib_pd *ocrdma_alloc_pd(struct ib_device *ibdev,
  616. struct ib_ucontext *context,
  617. struct ib_udata *udata)
  618. {
  619. struct ocrdma_dev *dev = get_ocrdma_dev(ibdev);
  620. struct ocrdma_pd *pd;
  621. struct ocrdma_ucontext *uctx = NULL;
  622. int status;
  623. u8 is_uctx_pd = false;
  624. if (udata && context) {
  625. uctx = get_ocrdma_ucontext(context);
  626. pd = ocrdma_get_ucontext_pd(uctx);
  627. if (pd) {
  628. is_uctx_pd = true;
  629. goto pd_mapping;
  630. }
  631. }
  632. pd = _ocrdma_alloc_pd(dev, uctx, udata);
  633. if (IS_ERR(pd)) {
  634. status = PTR_ERR(pd);
  635. goto exit;
  636. }
  637. pd_mapping:
  638. if (udata && context) {
  639. status = ocrdma_copy_pd_uresp(dev, pd, context, udata);
  640. if (status)
  641. goto err;
  642. }
  643. return &pd->ibpd;
  644. err:
  645. if (is_uctx_pd) {
  646. ocrdma_release_ucontext_pd(uctx);
  647. } else {
  648. status = _ocrdma_dealloc_pd(dev, pd);
  649. }
  650. exit:
  651. return ERR_PTR(status);
  652. }
  653. int ocrdma_dealloc_pd(struct ib_pd *ibpd)
  654. {
  655. struct ocrdma_pd *pd = get_ocrdma_pd(ibpd);
  656. struct ocrdma_dev *dev = get_ocrdma_dev(ibpd->device);
  657. struct ocrdma_ucontext *uctx = NULL;
  658. int status = 0;
  659. u64 usr_db;
  660. uctx = pd->uctx;
  661. if (uctx) {
  662. u64 dpp_db = dev->nic_info.dpp_unmapped_addr +
  663. (pd->id * PAGE_SIZE);
  664. if (pd->dpp_enabled)
  665. ocrdma_del_mmap(pd->uctx, dpp_db, PAGE_SIZE);
  666. usr_db = ocrdma_get_db_addr(dev, pd->id);
  667. ocrdma_del_mmap(pd->uctx, usr_db, dev->nic_info.db_page_size);
  668. if (is_ucontext_pd(uctx, pd)) {
  669. ocrdma_release_ucontext_pd(uctx);
  670. return status;
  671. }
  672. }
  673. status = _ocrdma_dealloc_pd(dev, pd);
  674. return status;
  675. }
  676. static int ocrdma_alloc_lkey(struct ocrdma_dev *dev, struct ocrdma_mr *mr,
  677. u32 pdid, int acc, u32 num_pbls, u32 addr_check)
  678. {
  679. int status;
  680. mr->hwmr.fr_mr = 0;
  681. mr->hwmr.local_rd = 1;
  682. mr->hwmr.remote_rd = (acc & IB_ACCESS_REMOTE_READ) ? 1 : 0;
  683. mr->hwmr.remote_wr = (acc & IB_ACCESS_REMOTE_WRITE) ? 1 : 0;
  684. mr->hwmr.local_wr = (acc & IB_ACCESS_LOCAL_WRITE) ? 1 : 0;
  685. mr->hwmr.mw_bind = (acc & IB_ACCESS_MW_BIND) ? 1 : 0;
  686. mr->hwmr.remote_atomic = (acc & IB_ACCESS_REMOTE_ATOMIC) ? 1 : 0;
  687. mr->hwmr.num_pbls = num_pbls;
  688. status = ocrdma_mbx_alloc_lkey(dev, &mr->hwmr, pdid, addr_check);
  689. if (status)
  690. return status;
  691. mr->ibmr.lkey = mr->hwmr.lkey;
  692. if (mr->hwmr.remote_wr || mr->hwmr.remote_rd)
  693. mr->ibmr.rkey = mr->hwmr.lkey;
  694. return 0;
  695. }
  696. struct ib_mr *ocrdma_get_dma_mr(struct ib_pd *ibpd, int acc)
  697. {
  698. int status;
  699. struct ocrdma_mr *mr;
  700. struct ocrdma_pd *pd = get_ocrdma_pd(ibpd);
  701. struct ocrdma_dev *dev = get_ocrdma_dev(ibpd->device);
  702. if (acc & IB_ACCESS_REMOTE_WRITE && !(acc & IB_ACCESS_LOCAL_WRITE)) {
  703. pr_err("%s err, invalid access rights\n", __func__);
  704. return ERR_PTR(-EINVAL);
  705. }
  706. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  707. if (!mr)
  708. return ERR_PTR(-ENOMEM);
  709. status = ocrdma_alloc_lkey(dev, mr, pd->id, acc, 0,
  710. OCRDMA_ADDR_CHECK_DISABLE);
  711. if (status) {
  712. kfree(mr);
  713. return ERR_PTR(status);
  714. }
  715. return &mr->ibmr;
  716. }
  717. static void ocrdma_free_mr_pbl_tbl(struct ocrdma_dev *dev,
  718. struct ocrdma_hw_mr *mr)
  719. {
  720. struct pci_dev *pdev = dev->nic_info.pdev;
  721. int i = 0;
  722. if (mr->pbl_table) {
  723. for (i = 0; i < mr->num_pbls; i++) {
  724. if (!mr->pbl_table[i].va)
  725. continue;
  726. dma_free_coherent(&pdev->dev, mr->pbl_size,
  727. mr->pbl_table[i].va,
  728. mr->pbl_table[i].pa);
  729. }
  730. kfree(mr->pbl_table);
  731. mr->pbl_table = NULL;
  732. }
  733. }
  734. static int ocrdma_get_pbl_info(struct ocrdma_dev *dev, struct ocrdma_mr *mr,
  735. u32 num_pbes)
  736. {
  737. u32 num_pbls = 0;
  738. u32 idx = 0;
  739. int status = 0;
  740. u32 pbl_size;
  741. do {
  742. pbl_size = OCRDMA_MIN_HPAGE_SIZE * (1 << idx);
  743. if (pbl_size > MAX_OCRDMA_PBL_SIZE) {
  744. status = -EFAULT;
  745. break;
  746. }
  747. num_pbls = roundup(num_pbes, (pbl_size / sizeof(u64)));
  748. num_pbls = num_pbls / (pbl_size / sizeof(u64));
  749. idx++;
  750. } while (num_pbls >= dev->attr.max_num_mr_pbl);
  751. mr->hwmr.num_pbes = num_pbes;
  752. mr->hwmr.num_pbls = num_pbls;
  753. mr->hwmr.pbl_size = pbl_size;
  754. return status;
  755. }
  756. static int ocrdma_build_pbl_tbl(struct ocrdma_dev *dev, struct ocrdma_hw_mr *mr)
  757. {
  758. int status = 0;
  759. int i;
  760. u32 dma_len = mr->pbl_size;
  761. struct pci_dev *pdev = dev->nic_info.pdev;
  762. void *va;
  763. dma_addr_t pa;
  764. mr->pbl_table = kzalloc(sizeof(struct ocrdma_pbl) *
  765. mr->num_pbls, GFP_KERNEL);
  766. if (!mr->pbl_table)
  767. return -ENOMEM;
  768. for (i = 0; i < mr->num_pbls; i++) {
  769. va = dma_alloc_coherent(&pdev->dev, dma_len, &pa, GFP_KERNEL);
  770. if (!va) {
  771. ocrdma_free_mr_pbl_tbl(dev, mr);
  772. status = -ENOMEM;
  773. break;
  774. }
  775. memset(va, 0, dma_len);
  776. mr->pbl_table[i].va = va;
  777. mr->pbl_table[i].pa = pa;
  778. }
  779. return status;
  780. }
  781. static void build_user_pbes(struct ocrdma_dev *dev, struct ocrdma_mr *mr,
  782. u32 num_pbes)
  783. {
  784. struct ocrdma_pbe *pbe;
  785. struct scatterlist *sg;
  786. struct ocrdma_pbl *pbl_tbl = mr->hwmr.pbl_table;
  787. struct ib_umem *umem = mr->umem;
  788. int shift, pg_cnt, pages, pbe_cnt, entry, total_num_pbes = 0;
  789. if (!mr->hwmr.num_pbes)
  790. return;
  791. pbe = (struct ocrdma_pbe *)pbl_tbl->va;
  792. pbe_cnt = 0;
  793. shift = ilog2(umem->page_size);
  794. for_each_sg(umem->sg_head.sgl, sg, umem->nmap, entry) {
  795. pages = sg_dma_len(sg) >> shift;
  796. for (pg_cnt = 0; pg_cnt < pages; pg_cnt++) {
  797. /* store the page address in pbe */
  798. pbe->pa_lo =
  799. cpu_to_le32(sg_dma_address
  800. (sg) +
  801. (umem->page_size * pg_cnt));
  802. pbe->pa_hi =
  803. cpu_to_le32(upper_32_bits
  804. ((sg_dma_address
  805. (sg) +
  806. umem->page_size * pg_cnt)));
  807. pbe_cnt += 1;
  808. total_num_pbes += 1;
  809. pbe++;
  810. /* if done building pbes, issue the mbx cmd. */
  811. if (total_num_pbes == num_pbes)
  812. return;
  813. /* if the given pbl is full storing the pbes,
  814. * move to next pbl.
  815. */
  816. if (pbe_cnt ==
  817. (mr->hwmr.pbl_size / sizeof(u64))) {
  818. pbl_tbl++;
  819. pbe = (struct ocrdma_pbe *)pbl_tbl->va;
  820. pbe_cnt = 0;
  821. }
  822. }
  823. }
  824. }
  825. struct ib_mr *ocrdma_reg_user_mr(struct ib_pd *ibpd, u64 start, u64 len,
  826. u64 usr_addr, int acc, struct ib_udata *udata)
  827. {
  828. int status = -ENOMEM;
  829. struct ocrdma_dev *dev = get_ocrdma_dev(ibpd->device);
  830. struct ocrdma_mr *mr;
  831. struct ocrdma_pd *pd;
  832. u32 num_pbes;
  833. pd = get_ocrdma_pd(ibpd);
  834. if (acc & IB_ACCESS_REMOTE_WRITE && !(acc & IB_ACCESS_LOCAL_WRITE))
  835. return ERR_PTR(-EINVAL);
  836. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  837. if (!mr)
  838. return ERR_PTR(status);
  839. mr->umem = ib_umem_get(ibpd->uobject->context, start, len, acc, 0);
  840. if (IS_ERR(mr->umem)) {
  841. status = -EFAULT;
  842. goto umem_err;
  843. }
  844. num_pbes = ib_umem_page_count(mr->umem);
  845. status = ocrdma_get_pbl_info(dev, mr, num_pbes);
  846. if (status)
  847. goto umem_err;
  848. mr->hwmr.pbe_size = mr->umem->page_size;
  849. mr->hwmr.fbo = ib_umem_offset(mr->umem);
  850. mr->hwmr.va = usr_addr;
  851. mr->hwmr.len = len;
  852. mr->hwmr.remote_wr = (acc & IB_ACCESS_REMOTE_WRITE) ? 1 : 0;
  853. mr->hwmr.remote_rd = (acc & IB_ACCESS_REMOTE_READ) ? 1 : 0;
  854. mr->hwmr.local_wr = (acc & IB_ACCESS_LOCAL_WRITE) ? 1 : 0;
  855. mr->hwmr.local_rd = 1;
  856. mr->hwmr.remote_atomic = (acc & IB_ACCESS_REMOTE_ATOMIC) ? 1 : 0;
  857. status = ocrdma_build_pbl_tbl(dev, &mr->hwmr);
  858. if (status)
  859. goto umem_err;
  860. build_user_pbes(dev, mr, num_pbes);
  861. status = ocrdma_reg_mr(dev, &mr->hwmr, pd->id, acc);
  862. if (status)
  863. goto mbx_err;
  864. mr->ibmr.lkey = mr->hwmr.lkey;
  865. if (mr->hwmr.remote_wr || mr->hwmr.remote_rd)
  866. mr->ibmr.rkey = mr->hwmr.lkey;
  867. return &mr->ibmr;
  868. mbx_err:
  869. ocrdma_free_mr_pbl_tbl(dev, &mr->hwmr);
  870. umem_err:
  871. kfree(mr);
  872. return ERR_PTR(status);
  873. }
  874. int ocrdma_dereg_mr(struct ib_mr *ib_mr)
  875. {
  876. struct ocrdma_mr *mr = get_ocrdma_mr(ib_mr);
  877. struct ocrdma_dev *dev = get_ocrdma_dev(ib_mr->device);
  878. (void) ocrdma_mbx_dealloc_lkey(dev, mr->hwmr.fr_mr, mr->hwmr.lkey);
  879. kfree(mr->pages);
  880. ocrdma_free_mr_pbl_tbl(dev, &mr->hwmr);
  881. /* it could be user registered memory. */
  882. if (mr->umem)
  883. ib_umem_release(mr->umem);
  884. kfree(mr);
  885. /* Don't stop cleanup, in case FW is unresponsive */
  886. if (dev->mqe_ctx.fw_error_state) {
  887. pr_err("%s(%d) fw not responding.\n",
  888. __func__, dev->id);
  889. }
  890. return 0;
  891. }
  892. static int ocrdma_copy_cq_uresp(struct ocrdma_dev *dev, struct ocrdma_cq *cq,
  893. struct ib_udata *udata,
  894. struct ib_ucontext *ib_ctx)
  895. {
  896. int status;
  897. struct ocrdma_ucontext *uctx = get_ocrdma_ucontext(ib_ctx);
  898. struct ocrdma_create_cq_uresp uresp;
  899. memset(&uresp, 0, sizeof(uresp));
  900. uresp.cq_id = cq->id;
  901. uresp.page_size = PAGE_ALIGN(cq->len);
  902. uresp.num_pages = 1;
  903. uresp.max_hw_cqe = cq->max_hw_cqe;
  904. uresp.page_addr[0] = virt_to_phys(cq->va);
  905. uresp.db_page_addr = ocrdma_get_db_addr(dev, uctx->cntxt_pd->id);
  906. uresp.db_page_size = dev->nic_info.db_page_size;
  907. uresp.phase_change = cq->phase_change ? 1 : 0;
  908. status = ib_copy_to_udata(udata, &uresp, sizeof(uresp));
  909. if (status) {
  910. pr_err("%s(%d) copy error cqid=0x%x.\n",
  911. __func__, dev->id, cq->id);
  912. goto err;
  913. }
  914. status = ocrdma_add_mmap(uctx, uresp.db_page_addr, uresp.db_page_size);
  915. if (status)
  916. goto err;
  917. status = ocrdma_add_mmap(uctx, uresp.page_addr[0], uresp.page_size);
  918. if (status) {
  919. ocrdma_del_mmap(uctx, uresp.db_page_addr, uresp.db_page_size);
  920. goto err;
  921. }
  922. cq->ucontext = uctx;
  923. err:
  924. return status;
  925. }
  926. struct ib_cq *ocrdma_create_cq(struct ib_device *ibdev,
  927. const struct ib_cq_init_attr *attr,
  928. struct ib_ucontext *ib_ctx,
  929. struct ib_udata *udata)
  930. {
  931. int entries = attr->cqe;
  932. struct ocrdma_cq *cq;
  933. struct ocrdma_dev *dev = get_ocrdma_dev(ibdev);
  934. struct ocrdma_ucontext *uctx = NULL;
  935. u16 pd_id = 0;
  936. int status;
  937. struct ocrdma_create_cq_ureq ureq;
  938. if (attr->flags)
  939. return ERR_PTR(-EINVAL);
  940. if (udata) {
  941. if (ib_copy_from_udata(&ureq, udata, sizeof(ureq)))
  942. return ERR_PTR(-EFAULT);
  943. } else
  944. ureq.dpp_cq = 0;
  945. cq = kzalloc(sizeof(*cq), GFP_KERNEL);
  946. if (!cq)
  947. return ERR_PTR(-ENOMEM);
  948. spin_lock_init(&cq->cq_lock);
  949. spin_lock_init(&cq->comp_handler_lock);
  950. INIT_LIST_HEAD(&cq->sq_head);
  951. INIT_LIST_HEAD(&cq->rq_head);
  952. if (ib_ctx) {
  953. uctx = get_ocrdma_ucontext(ib_ctx);
  954. pd_id = uctx->cntxt_pd->id;
  955. }
  956. status = ocrdma_mbx_create_cq(dev, cq, entries, ureq.dpp_cq, pd_id);
  957. if (status) {
  958. kfree(cq);
  959. return ERR_PTR(status);
  960. }
  961. if (ib_ctx) {
  962. status = ocrdma_copy_cq_uresp(dev, cq, udata, ib_ctx);
  963. if (status)
  964. goto ctx_err;
  965. }
  966. cq->phase = OCRDMA_CQE_VALID;
  967. dev->cq_tbl[cq->id] = cq;
  968. return &cq->ibcq;
  969. ctx_err:
  970. ocrdma_mbx_destroy_cq(dev, cq);
  971. kfree(cq);
  972. return ERR_PTR(status);
  973. }
  974. int ocrdma_resize_cq(struct ib_cq *ibcq, int new_cnt,
  975. struct ib_udata *udata)
  976. {
  977. int status = 0;
  978. struct ocrdma_cq *cq = get_ocrdma_cq(ibcq);
  979. if (new_cnt < 1 || new_cnt > cq->max_hw_cqe) {
  980. status = -EINVAL;
  981. return status;
  982. }
  983. ibcq->cqe = new_cnt;
  984. return status;
  985. }
  986. static void ocrdma_flush_cq(struct ocrdma_cq *cq)
  987. {
  988. int cqe_cnt;
  989. int valid_count = 0;
  990. unsigned long flags;
  991. struct ocrdma_dev *dev = get_ocrdma_dev(cq->ibcq.device);
  992. struct ocrdma_cqe *cqe = NULL;
  993. cqe = cq->va;
  994. cqe_cnt = cq->cqe_cnt;
  995. /* Last irq might have scheduled a polling thread
  996. * sync-up with it before hard flushing.
  997. */
  998. spin_lock_irqsave(&cq->cq_lock, flags);
  999. while (cqe_cnt) {
  1000. if (is_cqe_valid(cq, cqe))
  1001. valid_count++;
  1002. cqe++;
  1003. cqe_cnt--;
  1004. }
  1005. ocrdma_ring_cq_db(dev, cq->id, false, false, valid_count);
  1006. spin_unlock_irqrestore(&cq->cq_lock, flags);
  1007. }
  1008. int ocrdma_destroy_cq(struct ib_cq *ibcq)
  1009. {
  1010. struct ocrdma_cq *cq = get_ocrdma_cq(ibcq);
  1011. struct ocrdma_eq *eq = NULL;
  1012. struct ocrdma_dev *dev = get_ocrdma_dev(ibcq->device);
  1013. int pdid = 0;
  1014. u32 irq, indx;
  1015. dev->cq_tbl[cq->id] = NULL;
  1016. indx = ocrdma_get_eq_table_index(dev, cq->eqn);
  1017. BUG_ON(indx == -EINVAL);
  1018. eq = &dev->eq_tbl[indx];
  1019. irq = ocrdma_get_irq(dev, eq);
  1020. synchronize_irq(irq);
  1021. ocrdma_flush_cq(cq);
  1022. (void)ocrdma_mbx_destroy_cq(dev, cq);
  1023. if (cq->ucontext) {
  1024. pdid = cq->ucontext->cntxt_pd->id;
  1025. ocrdma_del_mmap(cq->ucontext, (u64) cq->pa,
  1026. PAGE_ALIGN(cq->len));
  1027. ocrdma_del_mmap(cq->ucontext,
  1028. ocrdma_get_db_addr(dev, pdid),
  1029. dev->nic_info.db_page_size);
  1030. }
  1031. kfree(cq);
  1032. return 0;
  1033. }
  1034. static int ocrdma_add_qpn_map(struct ocrdma_dev *dev, struct ocrdma_qp *qp)
  1035. {
  1036. int status = -EINVAL;
  1037. if (qp->id < OCRDMA_MAX_QP && dev->qp_tbl[qp->id] == NULL) {
  1038. dev->qp_tbl[qp->id] = qp;
  1039. status = 0;
  1040. }
  1041. return status;
  1042. }
  1043. static void ocrdma_del_qpn_map(struct ocrdma_dev *dev, struct ocrdma_qp *qp)
  1044. {
  1045. dev->qp_tbl[qp->id] = NULL;
  1046. }
  1047. static int ocrdma_check_qp_params(struct ib_pd *ibpd, struct ocrdma_dev *dev,
  1048. struct ib_qp_init_attr *attrs)
  1049. {
  1050. if ((attrs->qp_type != IB_QPT_GSI) &&
  1051. (attrs->qp_type != IB_QPT_RC) &&
  1052. (attrs->qp_type != IB_QPT_UC) &&
  1053. (attrs->qp_type != IB_QPT_UD)) {
  1054. pr_err("%s(%d) unsupported qp type=0x%x requested\n",
  1055. __func__, dev->id, attrs->qp_type);
  1056. return -EINVAL;
  1057. }
  1058. /* Skip the check for QP1 to support CM size of 128 */
  1059. if ((attrs->qp_type != IB_QPT_GSI) &&
  1060. (attrs->cap.max_send_wr > dev->attr.max_wqe)) {
  1061. pr_err("%s(%d) unsupported send_wr=0x%x requested\n",
  1062. __func__, dev->id, attrs->cap.max_send_wr);
  1063. pr_err("%s(%d) supported send_wr=0x%x\n",
  1064. __func__, dev->id, dev->attr.max_wqe);
  1065. return -EINVAL;
  1066. }
  1067. if (!attrs->srq && (attrs->cap.max_recv_wr > dev->attr.max_rqe)) {
  1068. pr_err("%s(%d) unsupported recv_wr=0x%x requested\n",
  1069. __func__, dev->id, attrs->cap.max_recv_wr);
  1070. pr_err("%s(%d) supported recv_wr=0x%x\n",
  1071. __func__, dev->id, dev->attr.max_rqe);
  1072. return -EINVAL;
  1073. }
  1074. if (attrs->cap.max_inline_data > dev->attr.max_inline_data) {
  1075. pr_err("%s(%d) unsupported inline data size=0x%x requested\n",
  1076. __func__, dev->id, attrs->cap.max_inline_data);
  1077. pr_err("%s(%d) supported inline data size=0x%x\n",
  1078. __func__, dev->id, dev->attr.max_inline_data);
  1079. return -EINVAL;
  1080. }
  1081. if (attrs->cap.max_send_sge > dev->attr.max_send_sge) {
  1082. pr_err("%s(%d) unsupported send_sge=0x%x requested\n",
  1083. __func__, dev->id, attrs->cap.max_send_sge);
  1084. pr_err("%s(%d) supported send_sge=0x%x\n",
  1085. __func__, dev->id, dev->attr.max_send_sge);
  1086. return -EINVAL;
  1087. }
  1088. if (attrs->cap.max_recv_sge > dev->attr.max_recv_sge) {
  1089. pr_err("%s(%d) unsupported recv_sge=0x%x requested\n",
  1090. __func__, dev->id, attrs->cap.max_recv_sge);
  1091. pr_err("%s(%d) supported recv_sge=0x%x\n",
  1092. __func__, dev->id, dev->attr.max_recv_sge);
  1093. return -EINVAL;
  1094. }
  1095. /* unprivileged user space cannot create special QP */
  1096. if (ibpd->uobject && attrs->qp_type == IB_QPT_GSI) {
  1097. pr_err
  1098. ("%s(%d) Userspace can't create special QPs of type=0x%x\n",
  1099. __func__, dev->id, attrs->qp_type);
  1100. return -EINVAL;
  1101. }
  1102. /* allow creating only one GSI type of QP */
  1103. if (attrs->qp_type == IB_QPT_GSI && dev->gsi_qp_created) {
  1104. pr_err("%s(%d) GSI special QPs already created.\n",
  1105. __func__, dev->id);
  1106. return -EINVAL;
  1107. }
  1108. /* verify consumer QPs are not trying to use GSI QP's CQ */
  1109. if ((attrs->qp_type != IB_QPT_GSI) && (dev->gsi_qp_created)) {
  1110. if ((dev->gsi_sqcq == get_ocrdma_cq(attrs->send_cq)) ||
  1111. (dev->gsi_rqcq == get_ocrdma_cq(attrs->recv_cq))) {
  1112. pr_err("%s(%d) Consumer QP cannot use GSI CQs.\n",
  1113. __func__, dev->id);
  1114. return -EINVAL;
  1115. }
  1116. }
  1117. return 0;
  1118. }
  1119. static int ocrdma_copy_qp_uresp(struct ocrdma_qp *qp,
  1120. struct ib_udata *udata, int dpp_offset,
  1121. int dpp_credit_lmt, int srq)
  1122. {
  1123. int status;
  1124. u64 usr_db;
  1125. struct ocrdma_create_qp_uresp uresp;
  1126. struct ocrdma_pd *pd = qp->pd;
  1127. struct ocrdma_dev *dev = get_ocrdma_dev(pd->ibpd.device);
  1128. memset(&uresp, 0, sizeof(uresp));
  1129. usr_db = dev->nic_info.unmapped_db +
  1130. (pd->id * dev->nic_info.db_page_size);
  1131. uresp.qp_id = qp->id;
  1132. uresp.sq_dbid = qp->sq.dbid;
  1133. uresp.num_sq_pages = 1;
  1134. uresp.sq_page_size = PAGE_ALIGN(qp->sq.len);
  1135. uresp.sq_page_addr[0] = virt_to_phys(qp->sq.va);
  1136. uresp.num_wqe_allocated = qp->sq.max_cnt;
  1137. if (!srq) {
  1138. uresp.rq_dbid = qp->rq.dbid;
  1139. uresp.num_rq_pages = 1;
  1140. uresp.rq_page_size = PAGE_ALIGN(qp->rq.len);
  1141. uresp.rq_page_addr[0] = virt_to_phys(qp->rq.va);
  1142. uresp.num_rqe_allocated = qp->rq.max_cnt;
  1143. }
  1144. uresp.db_page_addr = usr_db;
  1145. uresp.db_page_size = dev->nic_info.db_page_size;
  1146. uresp.db_sq_offset = OCRDMA_DB_GEN2_SQ_OFFSET;
  1147. uresp.db_rq_offset = OCRDMA_DB_GEN2_RQ_OFFSET;
  1148. uresp.db_shift = OCRDMA_DB_RQ_SHIFT;
  1149. if (qp->dpp_enabled) {
  1150. uresp.dpp_credit = dpp_credit_lmt;
  1151. uresp.dpp_offset = dpp_offset;
  1152. }
  1153. status = ib_copy_to_udata(udata, &uresp, sizeof(uresp));
  1154. if (status) {
  1155. pr_err("%s(%d) user copy error.\n", __func__, dev->id);
  1156. goto err;
  1157. }
  1158. status = ocrdma_add_mmap(pd->uctx, uresp.sq_page_addr[0],
  1159. uresp.sq_page_size);
  1160. if (status)
  1161. goto err;
  1162. if (!srq) {
  1163. status = ocrdma_add_mmap(pd->uctx, uresp.rq_page_addr[0],
  1164. uresp.rq_page_size);
  1165. if (status)
  1166. goto rq_map_err;
  1167. }
  1168. return status;
  1169. rq_map_err:
  1170. ocrdma_del_mmap(pd->uctx, uresp.sq_page_addr[0], uresp.sq_page_size);
  1171. err:
  1172. return status;
  1173. }
  1174. static void ocrdma_set_qp_db(struct ocrdma_dev *dev, struct ocrdma_qp *qp,
  1175. struct ocrdma_pd *pd)
  1176. {
  1177. if (ocrdma_get_asic_type(dev) == OCRDMA_ASIC_GEN_SKH_R) {
  1178. qp->sq_db = dev->nic_info.db +
  1179. (pd->id * dev->nic_info.db_page_size) +
  1180. OCRDMA_DB_GEN2_SQ_OFFSET;
  1181. qp->rq_db = dev->nic_info.db +
  1182. (pd->id * dev->nic_info.db_page_size) +
  1183. OCRDMA_DB_GEN2_RQ_OFFSET;
  1184. } else {
  1185. qp->sq_db = dev->nic_info.db +
  1186. (pd->id * dev->nic_info.db_page_size) +
  1187. OCRDMA_DB_SQ_OFFSET;
  1188. qp->rq_db = dev->nic_info.db +
  1189. (pd->id * dev->nic_info.db_page_size) +
  1190. OCRDMA_DB_RQ_OFFSET;
  1191. }
  1192. }
  1193. static int ocrdma_alloc_wr_id_tbl(struct ocrdma_qp *qp)
  1194. {
  1195. qp->wqe_wr_id_tbl =
  1196. kzalloc(sizeof(*(qp->wqe_wr_id_tbl)) * qp->sq.max_cnt,
  1197. GFP_KERNEL);
  1198. if (qp->wqe_wr_id_tbl == NULL)
  1199. return -ENOMEM;
  1200. qp->rqe_wr_id_tbl =
  1201. kzalloc(sizeof(u64) * qp->rq.max_cnt, GFP_KERNEL);
  1202. if (qp->rqe_wr_id_tbl == NULL)
  1203. return -ENOMEM;
  1204. return 0;
  1205. }
  1206. static void ocrdma_set_qp_init_params(struct ocrdma_qp *qp,
  1207. struct ocrdma_pd *pd,
  1208. struct ib_qp_init_attr *attrs)
  1209. {
  1210. qp->pd = pd;
  1211. spin_lock_init(&qp->q_lock);
  1212. INIT_LIST_HEAD(&qp->sq_entry);
  1213. INIT_LIST_HEAD(&qp->rq_entry);
  1214. qp->qp_type = attrs->qp_type;
  1215. qp->cap_flags = OCRDMA_QP_INB_RD | OCRDMA_QP_INB_WR;
  1216. qp->max_inline_data = attrs->cap.max_inline_data;
  1217. qp->sq.max_sges = attrs->cap.max_send_sge;
  1218. qp->rq.max_sges = attrs->cap.max_recv_sge;
  1219. qp->state = OCRDMA_QPS_RST;
  1220. qp->signaled = (attrs->sq_sig_type == IB_SIGNAL_ALL_WR) ? true : false;
  1221. }
  1222. static void ocrdma_store_gsi_qp_cq(struct ocrdma_dev *dev,
  1223. struct ib_qp_init_attr *attrs)
  1224. {
  1225. if (attrs->qp_type == IB_QPT_GSI) {
  1226. dev->gsi_qp_created = 1;
  1227. dev->gsi_sqcq = get_ocrdma_cq(attrs->send_cq);
  1228. dev->gsi_rqcq = get_ocrdma_cq(attrs->recv_cq);
  1229. }
  1230. }
  1231. struct ib_qp *ocrdma_create_qp(struct ib_pd *ibpd,
  1232. struct ib_qp_init_attr *attrs,
  1233. struct ib_udata *udata)
  1234. {
  1235. int status;
  1236. struct ocrdma_pd *pd = get_ocrdma_pd(ibpd);
  1237. struct ocrdma_qp *qp;
  1238. struct ocrdma_dev *dev = get_ocrdma_dev(ibpd->device);
  1239. struct ocrdma_create_qp_ureq ureq;
  1240. u16 dpp_credit_lmt, dpp_offset;
  1241. status = ocrdma_check_qp_params(ibpd, dev, attrs);
  1242. if (status)
  1243. goto gen_err;
  1244. memset(&ureq, 0, sizeof(ureq));
  1245. if (udata) {
  1246. if (ib_copy_from_udata(&ureq, udata, sizeof(ureq)))
  1247. return ERR_PTR(-EFAULT);
  1248. }
  1249. qp = kzalloc(sizeof(*qp), GFP_KERNEL);
  1250. if (!qp) {
  1251. status = -ENOMEM;
  1252. goto gen_err;
  1253. }
  1254. ocrdma_set_qp_init_params(qp, pd, attrs);
  1255. if (udata == NULL)
  1256. qp->cap_flags |= (OCRDMA_QP_MW_BIND | OCRDMA_QP_LKEY0 |
  1257. OCRDMA_QP_FAST_REG);
  1258. mutex_lock(&dev->dev_lock);
  1259. status = ocrdma_mbx_create_qp(qp, attrs, ureq.enable_dpp_cq,
  1260. ureq.dpp_cq_id,
  1261. &dpp_offset, &dpp_credit_lmt);
  1262. if (status)
  1263. goto mbx_err;
  1264. /* user space QP's wr_id table are managed in library */
  1265. if (udata == NULL) {
  1266. status = ocrdma_alloc_wr_id_tbl(qp);
  1267. if (status)
  1268. goto map_err;
  1269. }
  1270. status = ocrdma_add_qpn_map(dev, qp);
  1271. if (status)
  1272. goto map_err;
  1273. ocrdma_set_qp_db(dev, qp, pd);
  1274. if (udata) {
  1275. status = ocrdma_copy_qp_uresp(qp, udata, dpp_offset,
  1276. dpp_credit_lmt,
  1277. (attrs->srq != NULL));
  1278. if (status)
  1279. goto cpy_err;
  1280. }
  1281. ocrdma_store_gsi_qp_cq(dev, attrs);
  1282. qp->ibqp.qp_num = qp->id;
  1283. mutex_unlock(&dev->dev_lock);
  1284. return &qp->ibqp;
  1285. cpy_err:
  1286. ocrdma_del_qpn_map(dev, qp);
  1287. map_err:
  1288. ocrdma_mbx_destroy_qp(dev, qp);
  1289. mbx_err:
  1290. mutex_unlock(&dev->dev_lock);
  1291. kfree(qp->wqe_wr_id_tbl);
  1292. kfree(qp->rqe_wr_id_tbl);
  1293. kfree(qp);
  1294. pr_err("%s(%d) error=%d\n", __func__, dev->id, status);
  1295. gen_err:
  1296. return ERR_PTR(status);
  1297. }
  1298. int _ocrdma_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
  1299. int attr_mask)
  1300. {
  1301. int status = 0;
  1302. struct ocrdma_qp *qp;
  1303. struct ocrdma_dev *dev;
  1304. enum ib_qp_state old_qps;
  1305. qp = get_ocrdma_qp(ibqp);
  1306. dev = get_ocrdma_dev(ibqp->device);
  1307. if (attr_mask & IB_QP_STATE)
  1308. status = ocrdma_qp_state_change(qp, attr->qp_state, &old_qps);
  1309. /* if new and previous states are same hw doesn't need to
  1310. * know about it.
  1311. */
  1312. if (status < 0)
  1313. return status;
  1314. return ocrdma_mbx_modify_qp(dev, qp, attr, attr_mask);
  1315. }
  1316. int ocrdma_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
  1317. int attr_mask, struct ib_udata *udata)
  1318. {
  1319. unsigned long flags;
  1320. int status = -EINVAL;
  1321. struct ocrdma_qp *qp;
  1322. struct ocrdma_dev *dev;
  1323. enum ib_qp_state old_qps, new_qps;
  1324. qp = get_ocrdma_qp(ibqp);
  1325. dev = get_ocrdma_dev(ibqp->device);
  1326. /* syncronize with multiple context trying to change, retrive qps */
  1327. mutex_lock(&dev->dev_lock);
  1328. /* syncronize with wqe, rqe posting and cqe processing contexts */
  1329. spin_lock_irqsave(&qp->q_lock, flags);
  1330. old_qps = get_ibqp_state(qp->state);
  1331. if (attr_mask & IB_QP_STATE)
  1332. new_qps = attr->qp_state;
  1333. else
  1334. new_qps = old_qps;
  1335. spin_unlock_irqrestore(&qp->q_lock, flags);
  1336. if (!ib_modify_qp_is_ok(old_qps, new_qps, ibqp->qp_type, attr_mask,
  1337. IB_LINK_LAYER_ETHERNET)) {
  1338. pr_err("%s(%d) invalid attribute mask=0x%x specified for\n"
  1339. "qpn=0x%x of type=0x%x old_qps=0x%x, new_qps=0x%x\n",
  1340. __func__, dev->id, attr_mask, qp->id, ibqp->qp_type,
  1341. old_qps, new_qps);
  1342. goto param_err;
  1343. }
  1344. status = _ocrdma_modify_qp(ibqp, attr, attr_mask);
  1345. if (status > 0)
  1346. status = 0;
  1347. param_err:
  1348. mutex_unlock(&dev->dev_lock);
  1349. return status;
  1350. }
  1351. static enum ib_mtu ocrdma_mtu_int_to_enum(u16 mtu)
  1352. {
  1353. switch (mtu) {
  1354. case 256:
  1355. return IB_MTU_256;
  1356. case 512:
  1357. return IB_MTU_512;
  1358. case 1024:
  1359. return IB_MTU_1024;
  1360. case 2048:
  1361. return IB_MTU_2048;
  1362. case 4096:
  1363. return IB_MTU_4096;
  1364. default:
  1365. return IB_MTU_1024;
  1366. }
  1367. }
  1368. static int ocrdma_to_ib_qp_acc_flags(int qp_cap_flags)
  1369. {
  1370. int ib_qp_acc_flags = 0;
  1371. if (qp_cap_flags & OCRDMA_QP_INB_WR)
  1372. ib_qp_acc_flags |= IB_ACCESS_REMOTE_WRITE;
  1373. if (qp_cap_flags & OCRDMA_QP_INB_RD)
  1374. ib_qp_acc_flags |= IB_ACCESS_LOCAL_WRITE;
  1375. return ib_qp_acc_flags;
  1376. }
  1377. int ocrdma_query_qp(struct ib_qp *ibqp,
  1378. struct ib_qp_attr *qp_attr,
  1379. int attr_mask, struct ib_qp_init_attr *qp_init_attr)
  1380. {
  1381. int status;
  1382. u32 qp_state;
  1383. struct ocrdma_qp_params params;
  1384. struct ocrdma_qp *qp = get_ocrdma_qp(ibqp);
  1385. struct ocrdma_dev *dev = get_ocrdma_dev(ibqp->device);
  1386. memset(&params, 0, sizeof(params));
  1387. mutex_lock(&dev->dev_lock);
  1388. status = ocrdma_mbx_query_qp(dev, qp, &params);
  1389. mutex_unlock(&dev->dev_lock);
  1390. if (status)
  1391. goto mbx_err;
  1392. if (qp->qp_type == IB_QPT_UD)
  1393. qp_attr->qkey = params.qkey;
  1394. qp_attr->path_mtu =
  1395. ocrdma_mtu_int_to_enum(params.path_mtu_pkey_indx &
  1396. OCRDMA_QP_PARAMS_PATH_MTU_MASK) >>
  1397. OCRDMA_QP_PARAMS_PATH_MTU_SHIFT;
  1398. qp_attr->path_mig_state = IB_MIG_MIGRATED;
  1399. qp_attr->rq_psn = params.hop_lmt_rq_psn & OCRDMA_QP_PARAMS_RQ_PSN_MASK;
  1400. qp_attr->sq_psn = params.tclass_sq_psn & OCRDMA_QP_PARAMS_SQ_PSN_MASK;
  1401. qp_attr->dest_qp_num =
  1402. params.ack_to_rnr_rtc_dest_qpn & OCRDMA_QP_PARAMS_DEST_QPN_MASK;
  1403. qp_attr->qp_access_flags = ocrdma_to_ib_qp_acc_flags(qp->cap_flags);
  1404. qp_attr->cap.max_send_wr = qp->sq.max_cnt - 1;
  1405. qp_attr->cap.max_recv_wr = qp->rq.max_cnt - 1;
  1406. qp_attr->cap.max_send_sge = qp->sq.max_sges;
  1407. qp_attr->cap.max_recv_sge = qp->rq.max_sges;
  1408. qp_attr->cap.max_inline_data = qp->max_inline_data;
  1409. qp_init_attr->cap = qp_attr->cap;
  1410. memcpy(&qp_attr->ah_attr.grh.dgid, &params.dgid[0],
  1411. sizeof(params.dgid));
  1412. qp_attr->ah_attr.grh.flow_label = params.rnt_rc_sl_fl &
  1413. OCRDMA_QP_PARAMS_FLOW_LABEL_MASK;
  1414. qp_attr->ah_attr.grh.sgid_index = qp->sgid_idx;
  1415. qp_attr->ah_attr.grh.hop_limit = (params.hop_lmt_rq_psn &
  1416. OCRDMA_QP_PARAMS_HOP_LMT_MASK) >>
  1417. OCRDMA_QP_PARAMS_HOP_LMT_SHIFT;
  1418. qp_attr->ah_attr.grh.traffic_class = (params.tclass_sq_psn &
  1419. OCRDMA_QP_PARAMS_TCLASS_MASK) >>
  1420. OCRDMA_QP_PARAMS_TCLASS_SHIFT;
  1421. qp_attr->ah_attr.ah_flags = IB_AH_GRH;
  1422. qp_attr->ah_attr.port_num = 1;
  1423. qp_attr->ah_attr.sl = (params.rnt_rc_sl_fl &
  1424. OCRDMA_QP_PARAMS_SL_MASK) >>
  1425. OCRDMA_QP_PARAMS_SL_SHIFT;
  1426. qp_attr->timeout = (params.ack_to_rnr_rtc_dest_qpn &
  1427. OCRDMA_QP_PARAMS_ACK_TIMEOUT_MASK) >>
  1428. OCRDMA_QP_PARAMS_ACK_TIMEOUT_SHIFT;
  1429. qp_attr->rnr_retry = (params.ack_to_rnr_rtc_dest_qpn &
  1430. OCRDMA_QP_PARAMS_RNR_RETRY_CNT_MASK) >>
  1431. OCRDMA_QP_PARAMS_RNR_RETRY_CNT_SHIFT;
  1432. qp_attr->retry_cnt =
  1433. (params.rnt_rc_sl_fl & OCRDMA_QP_PARAMS_RETRY_CNT_MASK) >>
  1434. OCRDMA_QP_PARAMS_RETRY_CNT_SHIFT;
  1435. qp_attr->min_rnr_timer = 0;
  1436. qp_attr->pkey_index = 0;
  1437. qp_attr->port_num = 1;
  1438. qp_attr->ah_attr.src_path_bits = 0;
  1439. qp_attr->ah_attr.static_rate = 0;
  1440. qp_attr->alt_pkey_index = 0;
  1441. qp_attr->alt_port_num = 0;
  1442. qp_attr->alt_timeout = 0;
  1443. memset(&qp_attr->alt_ah_attr, 0, sizeof(qp_attr->alt_ah_attr));
  1444. qp_state = (params.max_sge_recv_flags & OCRDMA_QP_PARAMS_STATE_MASK) >>
  1445. OCRDMA_QP_PARAMS_STATE_SHIFT;
  1446. qp_attr->qp_state = get_ibqp_state(qp_state);
  1447. qp_attr->cur_qp_state = qp_attr->qp_state;
  1448. qp_attr->sq_draining = (qp_state == OCRDMA_QPS_SQ_DRAINING) ? 1 : 0;
  1449. qp_attr->max_dest_rd_atomic =
  1450. params.max_ord_ird >> OCRDMA_QP_PARAMS_MAX_ORD_SHIFT;
  1451. qp_attr->max_rd_atomic =
  1452. params.max_ord_ird & OCRDMA_QP_PARAMS_MAX_IRD_MASK;
  1453. qp_attr->en_sqd_async_notify = (params.max_sge_recv_flags &
  1454. OCRDMA_QP_PARAMS_FLAGS_SQD_ASYNC) ? 1 : 0;
  1455. /* Sync driver QP state with FW */
  1456. ocrdma_qp_state_change(qp, qp_attr->qp_state, NULL);
  1457. mbx_err:
  1458. return status;
  1459. }
  1460. static void ocrdma_srq_toggle_bit(struct ocrdma_srq *srq, unsigned int idx)
  1461. {
  1462. unsigned int i = idx / 32;
  1463. u32 mask = (1U << (idx % 32));
  1464. srq->idx_bit_fields[i] ^= mask;
  1465. }
  1466. static int ocrdma_hwq_free_cnt(struct ocrdma_qp_hwq_info *q)
  1467. {
  1468. return ((q->max_wqe_idx - q->head) + q->tail) % q->max_cnt;
  1469. }
  1470. static int is_hw_sq_empty(struct ocrdma_qp *qp)
  1471. {
  1472. return (qp->sq.tail == qp->sq.head);
  1473. }
  1474. static int is_hw_rq_empty(struct ocrdma_qp *qp)
  1475. {
  1476. return (qp->rq.tail == qp->rq.head);
  1477. }
  1478. static void *ocrdma_hwq_head(struct ocrdma_qp_hwq_info *q)
  1479. {
  1480. return q->va + (q->head * q->entry_size);
  1481. }
  1482. static void *ocrdma_hwq_head_from_idx(struct ocrdma_qp_hwq_info *q,
  1483. u32 idx)
  1484. {
  1485. return q->va + (idx * q->entry_size);
  1486. }
  1487. static void ocrdma_hwq_inc_head(struct ocrdma_qp_hwq_info *q)
  1488. {
  1489. q->head = (q->head + 1) & q->max_wqe_idx;
  1490. }
  1491. static void ocrdma_hwq_inc_tail(struct ocrdma_qp_hwq_info *q)
  1492. {
  1493. q->tail = (q->tail + 1) & q->max_wqe_idx;
  1494. }
  1495. /* discard the cqe for a given QP */
  1496. static void ocrdma_discard_cqes(struct ocrdma_qp *qp, struct ocrdma_cq *cq)
  1497. {
  1498. unsigned long cq_flags;
  1499. unsigned long flags;
  1500. int discard_cnt = 0;
  1501. u32 cur_getp, stop_getp;
  1502. struct ocrdma_cqe *cqe;
  1503. u32 qpn = 0, wqe_idx = 0;
  1504. spin_lock_irqsave(&cq->cq_lock, cq_flags);
  1505. /* traverse through the CQEs in the hw CQ,
  1506. * find the matching CQE for a given qp,
  1507. * mark the matching one discarded by clearing qpn.
  1508. * ring the doorbell in the poll_cq() as
  1509. * we don't complete out of order cqe.
  1510. */
  1511. cur_getp = cq->getp;
  1512. /* find upto when do we reap the cq. */
  1513. stop_getp = cur_getp;
  1514. do {
  1515. if (is_hw_sq_empty(qp) && (!qp->srq && is_hw_rq_empty(qp)))
  1516. break;
  1517. cqe = cq->va + cur_getp;
  1518. /* if (a) done reaping whole hw cq, or
  1519. * (b) qp_xq becomes empty.
  1520. * then exit
  1521. */
  1522. qpn = cqe->cmn.qpn & OCRDMA_CQE_QPN_MASK;
  1523. /* if previously discarded cqe found, skip that too. */
  1524. /* check for matching qp */
  1525. if (qpn == 0 || qpn != qp->id)
  1526. goto skip_cqe;
  1527. if (is_cqe_for_sq(cqe)) {
  1528. ocrdma_hwq_inc_tail(&qp->sq);
  1529. } else {
  1530. if (qp->srq) {
  1531. wqe_idx = (le32_to_cpu(cqe->rq.buftag_qpn) >>
  1532. OCRDMA_CQE_BUFTAG_SHIFT) &
  1533. qp->srq->rq.max_wqe_idx;
  1534. BUG_ON(wqe_idx < 1);
  1535. spin_lock_irqsave(&qp->srq->q_lock, flags);
  1536. ocrdma_hwq_inc_tail(&qp->srq->rq);
  1537. ocrdma_srq_toggle_bit(qp->srq, wqe_idx - 1);
  1538. spin_unlock_irqrestore(&qp->srq->q_lock, flags);
  1539. } else {
  1540. ocrdma_hwq_inc_tail(&qp->rq);
  1541. }
  1542. }
  1543. /* mark cqe discarded so that it is not picked up later
  1544. * in the poll_cq().
  1545. */
  1546. discard_cnt += 1;
  1547. cqe->cmn.qpn = 0;
  1548. skip_cqe:
  1549. cur_getp = (cur_getp + 1) % cq->max_hw_cqe;
  1550. } while (cur_getp != stop_getp);
  1551. spin_unlock_irqrestore(&cq->cq_lock, cq_flags);
  1552. }
  1553. void ocrdma_del_flush_qp(struct ocrdma_qp *qp)
  1554. {
  1555. int found = false;
  1556. unsigned long flags;
  1557. struct ocrdma_dev *dev = get_ocrdma_dev(qp->ibqp.device);
  1558. /* sync with any active CQ poll */
  1559. spin_lock_irqsave(&dev->flush_q_lock, flags);
  1560. found = ocrdma_is_qp_in_sq_flushlist(qp->sq_cq, qp);
  1561. if (found)
  1562. list_del(&qp->sq_entry);
  1563. if (!qp->srq) {
  1564. found = ocrdma_is_qp_in_rq_flushlist(qp->rq_cq, qp);
  1565. if (found)
  1566. list_del(&qp->rq_entry);
  1567. }
  1568. spin_unlock_irqrestore(&dev->flush_q_lock, flags);
  1569. }
  1570. int ocrdma_destroy_qp(struct ib_qp *ibqp)
  1571. {
  1572. struct ocrdma_pd *pd;
  1573. struct ocrdma_qp *qp;
  1574. struct ocrdma_dev *dev;
  1575. struct ib_qp_attr attrs;
  1576. int attr_mask;
  1577. unsigned long flags;
  1578. qp = get_ocrdma_qp(ibqp);
  1579. dev = get_ocrdma_dev(ibqp->device);
  1580. pd = qp->pd;
  1581. /* change the QP state to ERROR */
  1582. if (qp->state != OCRDMA_QPS_RST) {
  1583. attrs.qp_state = IB_QPS_ERR;
  1584. attr_mask = IB_QP_STATE;
  1585. _ocrdma_modify_qp(ibqp, &attrs, attr_mask);
  1586. }
  1587. /* ensure that CQEs for newly created QP (whose id may be same with
  1588. * one which just getting destroyed are same), dont get
  1589. * discarded until the old CQEs are discarded.
  1590. */
  1591. mutex_lock(&dev->dev_lock);
  1592. (void) ocrdma_mbx_destroy_qp(dev, qp);
  1593. /*
  1594. * acquire CQ lock while destroy is in progress, in order to
  1595. * protect against proessing in-flight CQEs for this QP.
  1596. */
  1597. spin_lock_irqsave(&qp->sq_cq->cq_lock, flags);
  1598. if (qp->rq_cq && (qp->rq_cq != qp->sq_cq))
  1599. spin_lock(&qp->rq_cq->cq_lock);
  1600. ocrdma_del_qpn_map(dev, qp);
  1601. if (qp->rq_cq && (qp->rq_cq != qp->sq_cq))
  1602. spin_unlock(&qp->rq_cq->cq_lock);
  1603. spin_unlock_irqrestore(&qp->sq_cq->cq_lock, flags);
  1604. if (!pd->uctx) {
  1605. ocrdma_discard_cqes(qp, qp->sq_cq);
  1606. ocrdma_discard_cqes(qp, qp->rq_cq);
  1607. }
  1608. mutex_unlock(&dev->dev_lock);
  1609. if (pd->uctx) {
  1610. ocrdma_del_mmap(pd->uctx, (u64) qp->sq.pa,
  1611. PAGE_ALIGN(qp->sq.len));
  1612. if (!qp->srq)
  1613. ocrdma_del_mmap(pd->uctx, (u64) qp->rq.pa,
  1614. PAGE_ALIGN(qp->rq.len));
  1615. }
  1616. ocrdma_del_flush_qp(qp);
  1617. kfree(qp->wqe_wr_id_tbl);
  1618. kfree(qp->rqe_wr_id_tbl);
  1619. kfree(qp);
  1620. return 0;
  1621. }
  1622. static int ocrdma_copy_srq_uresp(struct ocrdma_dev *dev, struct ocrdma_srq *srq,
  1623. struct ib_udata *udata)
  1624. {
  1625. int status;
  1626. struct ocrdma_create_srq_uresp uresp;
  1627. memset(&uresp, 0, sizeof(uresp));
  1628. uresp.rq_dbid = srq->rq.dbid;
  1629. uresp.num_rq_pages = 1;
  1630. uresp.rq_page_addr[0] = virt_to_phys(srq->rq.va);
  1631. uresp.rq_page_size = srq->rq.len;
  1632. uresp.db_page_addr = dev->nic_info.unmapped_db +
  1633. (srq->pd->id * dev->nic_info.db_page_size);
  1634. uresp.db_page_size = dev->nic_info.db_page_size;
  1635. uresp.num_rqe_allocated = srq->rq.max_cnt;
  1636. if (ocrdma_get_asic_type(dev) == OCRDMA_ASIC_GEN_SKH_R) {
  1637. uresp.db_rq_offset = OCRDMA_DB_GEN2_RQ_OFFSET;
  1638. uresp.db_shift = 24;
  1639. } else {
  1640. uresp.db_rq_offset = OCRDMA_DB_RQ_OFFSET;
  1641. uresp.db_shift = 16;
  1642. }
  1643. status = ib_copy_to_udata(udata, &uresp, sizeof(uresp));
  1644. if (status)
  1645. return status;
  1646. status = ocrdma_add_mmap(srq->pd->uctx, uresp.rq_page_addr[0],
  1647. uresp.rq_page_size);
  1648. if (status)
  1649. return status;
  1650. return status;
  1651. }
  1652. struct ib_srq *ocrdma_create_srq(struct ib_pd *ibpd,
  1653. struct ib_srq_init_attr *init_attr,
  1654. struct ib_udata *udata)
  1655. {
  1656. int status = -ENOMEM;
  1657. struct ocrdma_pd *pd = get_ocrdma_pd(ibpd);
  1658. struct ocrdma_dev *dev = get_ocrdma_dev(ibpd->device);
  1659. struct ocrdma_srq *srq;
  1660. if (init_attr->attr.max_sge > dev->attr.max_recv_sge)
  1661. return ERR_PTR(-EINVAL);
  1662. if (init_attr->attr.max_wr > dev->attr.max_rqe)
  1663. return ERR_PTR(-EINVAL);
  1664. srq = kzalloc(sizeof(*srq), GFP_KERNEL);
  1665. if (!srq)
  1666. return ERR_PTR(status);
  1667. spin_lock_init(&srq->q_lock);
  1668. srq->pd = pd;
  1669. srq->db = dev->nic_info.db + (pd->id * dev->nic_info.db_page_size);
  1670. status = ocrdma_mbx_create_srq(dev, srq, init_attr, pd);
  1671. if (status)
  1672. goto err;
  1673. if (udata == NULL) {
  1674. srq->rqe_wr_id_tbl = kzalloc(sizeof(u64) * srq->rq.max_cnt,
  1675. GFP_KERNEL);
  1676. if (srq->rqe_wr_id_tbl == NULL)
  1677. goto arm_err;
  1678. srq->bit_fields_len = (srq->rq.max_cnt / 32) +
  1679. (srq->rq.max_cnt % 32 ? 1 : 0);
  1680. srq->idx_bit_fields =
  1681. kmalloc(srq->bit_fields_len * sizeof(u32), GFP_KERNEL);
  1682. if (srq->idx_bit_fields == NULL)
  1683. goto arm_err;
  1684. memset(srq->idx_bit_fields, 0xff,
  1685. srq->bit_fields_len * sizeof(u32));
  1686. }
  1687. if (init_attr->attr.srq_limit) {
  1688. status = ocrdma_mbx_modify_srq(srq, &init_attr->attr);
  1689. if (status)
  1690. goto arm_err;
  1691. }
  1692. if (udata) {
  1693. status = ocrdma_copy_srq_uresp(dev, srq, udata);
  1694. if (status)
  1695. goto arm_err;
  1696. }
  1697. return &srq->ibsrq;
  1698. arm_err:
  1699. ocrdma_mbx_destroy_srq(dev, srq);
  1700. err:
  1701. kfree(srq->rqe_wr_id_tbl);
  1702. kfree(srq->idx_bit_fields);
  1703. kfree(srq);
  1704. return ERR_PTR(status);
  1705. }
  1706. int ocrdma_modify_srq(struct ib_srq *ibsrq,
  1707. struct ib_srq_attr *srq_attr,
  1708. enum ib_srq_attr_mask srq_attr_mask,
  1709. struct ib_udata *udata)
  1710. {
  1711. int status;
  1712. struct ocrdma_srq *srq;
  1713. srq = get_ocrdma_srq(ibsrq);
  1714. if (srq_attr_mask & IB_SRQ_MAX_WR)
  1715. status = -EINVAL;
  1716. else
  1717. status = ocrdma_mbx_modify_srq(srq, srq_attr);
  1718. return status;
  1719. }
  1720. int ocrdma_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr)
  1721. {
  1722. int status;
  1723. struct ocrdma_srq *srq;
  1724. srq = get_ocrdma_srq(ibsrq);
  1725. status = ocrdma_mbx_query_srq(srq, srq_attr);
  1726. return status;
  1727. }
  1728. int ocrdma_destroy_srq(struct ib_srq *ibsrq)
  1729. {
  1730. int status;
  1731. struct ocrdma_srq *srq;
  1732. struct ocrdma_dev *dev = get_ocrdma_dev(ibsrq->device);
  1733. srq = get_ocrdma_srq(ibsrq);
  1734. status = ocrdma_mbx_destroy_srq(dev, srq);
  1735. if (srq->pd->uctx)
  1736. ocrdma_del_mmap(srq->pd->uctx, (u64) srq->rq.pa,
  1737. PAGE_ALIGN(srq->rq.len));
  1738. kfree(srq->idx_bit_fields);
  1739. kfree(srq->rqe_wr_id_tbl);
  1740. kfree(srq);
  1741. return status;
  1742. }
  1743. /* unprivileged verbs and their support functions. */
  1744. static void ocrdma_build_ud_hdr(struct ocrdma_qp *qp,
  1745. struct ocrdma_hdr_wqe *hdr,
  1746. struct ib_send_wr *wr)
  1747. {
  1748. struct ocrdma_ewqe_ud_hdr *ud_hdr =
  1749. (struct ocrdma_ewqe_ud_hdr *)(hdr + 1);
  1750. struct ocrdma_ah *ah = get_ocrdma_ah(ud_wr(wr)->ah);
  1751. ud_hdr->rsvd_dest_qpn = ud_wr(wr)->remote_qpn;
  1752. if (qp->qp_type == IB_QPT_GSI)
  1753. ud_hdr->qkey = qp->qkey;
  1754. else
  1755. ud_hdr->qkey = ud_wr(wr)->remote_qkey;
  1756. ud_hdr->rsvd_ahid = ah->id;
  1757. ud_hdr->hdr_type = ah->hdr_type;
  1758. if (ah->av->valid & OCRDMA_AV_VLAN_VALID)
  1759. hdr->cw |= (OCRDMA_FLAG_AH_VLAN_PR << OCRDMA_WQE_FLAGS_SHIFT);
  1760. }
  1761. static void ocrdma_build_sges(struct ocrdma_hdr_wqe *hdr,
  1762. struct ocrdma_sge *sge, int num_sge,
  1763. struct ib_sge *sg_list)
  1764. {
  1765. int i;
  1766. for (i = 0; i < num_sge; i++) {
  1767. sge[i].lrkey = sg_list[i].lkey;
  1768. sge[i].addr_lo = sg_list[i].addr;
  1769. sge[i].addr_hi = upper_32_bits(sg_list[i].addr);
  1770. sge[i].len = sg_list[i].length;
  1771. hdr->total_len += sg_list[i].length;
  1772. }
  1773. if (num_sge == 0)
  1774. memset(sge, 0, sizeof(*sge));
  1775. }
  1776. static inline uint32_t ocrdma_sglist_len(struct ib_sge *sg_list, int num_sge)
  1777. {
  1778. uint32_t total_len = 0, i;
  1779. for (i = 0; i < num_sge; i++)
  1780. total_len += sg_list[i].length;
  1781. return total_len;
  1782. }
  1783. static int ocrdma_build_inline_sges(struct ocrdma_qp *qp,
  1784. struct ocrdma_hdr_wqe *hdr,
  1785. struct ocrdma_sge *sge,
  1786. struct ib_send_wr *wr, u32 wqe_size)
  1787. {
  1788. int i;
  1789. char *dpp_addr;
  1790. if (wr->send_flags & IB_SEND_INLINE && qp->qp_type != IB_QPT_UD) {
  1791. hdr->total_len = ocrdma_sglist_len(wr->sg_list, wr->num_sge);
  1792. if (unlikely(hdr->total_len > qp->max_inline_data)) {
  1793. pr_err("%s() supported_len=0x%x,\n"
  1794. " unsupported len req=0x%x\n", __func__,
  1795. qp->max_inline_data, hdr->total_len);
  1796. return -EINVAL;
  1797. }
  1798. dpp_addr = (char *)sge;
  1799. for (i = 0; i < wr->num_sge; i++) {
  1800. memcpy(dpp_addr,
  1801. (void *)(unsigned long)wr->sg_list[i].addr,
  1802. wr->sg_list[i].length);
  1803. dpp_addr += wr->sg_list[i].length;
  1804. }
  1805. wqe_size += roundup(hdr->total_len, OCRDMA_WQE_ALIGN_BYTES);
  1806. if (0 == hdr->total_len)
  1807. wqe_size += sizeof(struct ocrdma_sge);
  1808. hdr->cw |= (OCRDMA_TYPE_INLINE << OCRDMA_WQE_TYPE_SHIFT);
  1809. } else {
  1810. ocrdma_build_sges(hdr, sge, wr->num_sge, wr->sg_list);
  1811. if (wr->num_sge)
  1812. wqe_size += (wr->num_sge * sizeof(struct ocrdma_sge));
  1813. else
  1814. wqe_size += sizeof(struct ocrdma_sge);
  1815. hdr->cw |= (OCRDMA_TYPE_LKEY << OCRDMA_WQE_TYPE_SHIFT);
  1816. }
  1817. hdr->cw |= ((wqe_size / OCRDMA_WQE_STRIDE) << OCRDMA_WQE_SIZE_SHIFT);
  1818. return 0;
  1819. }
  1820. static int ocrdma_build_send(struct ocrdma_qp *qp, struct ocrdma_hdr_wqe *hdr,
  1821. struct ib_send_wr *wr)
  1822. {
  1823. int status;
  1824. struct ocrdma_sge *sge;
  1825. u32 wqe_size = sizeof(*hdr);
  1826. if (qp->qp_type == IB_QPT_UD || qp->qp_type == IB_QPT_GSI) {
  1827. ocrdma_build_ud_hdr(qp, hdr, wr);
  1828. sge = (struct ocrdma_sge *)(hdr + 2);
  1829. wqe_size += sizeof(struct ocrdma_ewqe_ud_hdr);
  1830. } else {
  1831. sge = (struct ocrdma_sge *)(hdr + 1);
  1832. }
  1833. status = ocrdma_build_inline_sges(qp, hdr, sge, wr, wqe_size);
  1834. return status;
  1835. }
  1836. static int ocrdma_build_write(struct ocrdma_qp *qp, struct ocrdma_hdr_wqe *hdr,
  1837. struct ib_send_wr *wr)
  1838. {
  1839. int status;
  1840. struct ocrdma_sge *ext_rw = (struct ocrdma_sge *)(hdr + 1);
  1841. struct ocrdma_sge *sge = ext_rw + 1;
  1842. u32 wqe_size = sizeof(*hdr) + sizeof(*ext_rw);
  1843. status = ocrdma_build_inline_sges(qp, hdr, sge, wr, wqe_size);
  1844. if (status)
  1845. return status;
  1846. ext_rw->addr_lo = rdma_wr(wr)->remote_addr;
  1847. ext_rw->addr_hi = upper_32_bits(rdma_wr(wr)->remote_addr);
  1848. ext_rw->lrkey = rdma_wr(wr)->rkey;
  1849. ext_rw->len = hdr->total_len;
  1850. return 0;
  1851. }
  1852. static void ocrdma_build_read(struct ocrdma_qp *qp, struct ocrdma_hdr_wqe *hdr,
  1853. struct ib_send_wr *wr)
  1854. {
  1855. struct ocrdma_sge *ext_rw = (struct ocrdma_sge *)(hdr + 1);
  1856. struct ocrdma_sge *sge = ext_rw + 1;
  1857. u32 wqe_size = ((wr->num_sge + 1) * sizeof(struct ocrdma_sge)) +
  1858. sizeof(struct ocrdma_hdr_wqe);
  1859. ocrdma_build_sges(hdr, sge, wr->num_sge, wr->sg_list);
  1860. hdr->cw |= ((wqe_size / OCRDMA_WQE_STRIDE) << OCRDMA_WQE_SIZE_SHIFT);
  1861. hdr->cw |= (OCRDMA_READ << OCRDMA_WQE_OPCODE_SHIFT);
  1862. hdr->cw |= (OCRDMA_TYPE_LKEY << OCRDMA_WQE_TYPE_SHIFT);
  1863. ext_rw->addr_lo = rdma_wr(wr)->remote_addr;
  1864. ext_rw->addr_hi = upper_32_bits(rdma_wr(wr)->remote_addr);
  1865. ext_rw->lrkey = rdma_wr(wr)->rkey;
  1866. ext_rw->len = hdr->total_len;
  1867. }
  1868. static int get_encoded_page_size(int pg_sz)
  1869. {
  1870. /* Max size is 256M 4096 << 16 */
  1871. int i = 0;
  1872. for (; i < 17; i++)
  1873. if (pg_sz == (4096 << i))
  1874. break;
  1875. return i;
  1876. }
  1877. static int ocrdma_build_reg(struct ocrdma_qp *qp,
  1878. struct ocrdma_hdr_wqe *hdr,
  1879. struct ib_reg_wr *wr)
  1880. {
  1881. u64 fbo;
  1882. struct ocrdma_ewqe_fr *fast_reg = (struct ocrdma_ewqe_fr *)(hdr + 1);
  1883. struct ocrdma_mr *mr = get_ocrdma_mr(wr->mr);
  1884. struct ocrdma_pbl *pbl_tbl = mr->hwmr.pbl_table;
  1885. struct ocrdma_pbe *pbe;
  1886. u32 wqe_size = sizeof(*fast_reg) + sizeof(*hdr);
  1887. int num_pbes = 0, i;
  1888. wqe_size = roundup(wqe_size, OCRDMA_WQE_ALIGN_BYTES);
  1889. hdr->cw |= (OCRDMA_FR_MR << OCRDMA_WQE_OPCODE_SHIFT);
  1890. hdr->cw |= ((wqe_size / OCRDMA_WQE_STRIDE) << OCRDMA_WQE_SIZE_SHIFT);
  1891. if (wr->access & IB_ACCESS_LOCAL_WRITE)
  1892. hdr->rsvd_lkey_flags |= OCRDMA_LKEY_FLAG_LOCAL_WR;
  1893. if (wr->access & IB_ACCESS_REMOTE_WRITE)
  1894. hdr->rsvd_lkey_flags |= OCRDMA_LKEY_FLAG_REMOTE_WR;
  1895. if (wr->access & IB_ACCESS_REMOTE_READ)
  1896. hdr->rsvd_lkey_flags |= OCRDMA_LKEY_FLAG_REMOTE_RD;
  1897. hdr->lkey = wr->key;
  1898. hdr->total_len = mr->ibmr.length;
  1899. fbo = mr->ibmr.iova - mr->pages[0];
  1900. fast_reg->va_hi = upper_32_bits(mr->ibmr.iova);
  1901. fast_reg->va_lo = (u32) (mr->ibmr.iova & 0xffffffff);
  1902. fast_reg->fbo_hi = upper_32_bits(fbo);
  1903. fast_reg->fbo_lo = (u32) fbo & 0xffffffff;
  1904. fast_reg->num_sges = mr->npages;
  1905. fast_reg->size_sge = get_encoded_page_size(mr->ibmr.page_size);
  1906. pbe = pbl_tbl->va;
  1907. for (i = 0; i < mr->npages; i++) {
  1908. u64 buf_addr = mr->pages[i];
  1909. pbe->pa_lo = cpu_to_le32((u32) (buf_addr & PAGE_MASK));
  1910. pbe->pa_hi = cpu_to_le32((u32) upper_32_bits(buf_addr));
  1911. num_pbes += 1;
  1912. pbe++;
  1913. /* if the pbl is full storing the pbes,
  1914. * move to next pbl.
  1915. */
  1916. if (num_pbes == (mr->hwmr.pbl_size/sizeof(u64))) {
  1917. pbl_tbl++;
  1918. pbe = (struct ocrdma_pbe *)pbl_tbl->va;
  1919. }
  1920. }
  1921. return 0;
  1922. }
  1923. static void ocrdma_ring_sq_db(struct ocrdma_qp *qp)
  1924. {
  1925. u32 val = qp->sq.dbid | (1 << OCRDMA_DB_SQ_SHIFT);
  1926. iowrite32(val, qp->sq_db);
  1927. }
  1928. int ocrdma_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
  1929. struct ib_send_wr **bad_wr)
  1930. {
  1931. int status = 0;
  1932. struct ocrdma_qp *qp = get_ocrdma_qp(ibqp);
  1933. struct ocrdma_hdr_wqe *hdr;
  1934. unsigned long flags;
  1935. spin_lock_irqsave(&qp->q_lock, flags);
  1936. if (qp->state != OCRDMA_QPS_RTS && qp->state != OCRDMA_QPS_SQD) {
  1937. spin_unlock_irqrestore(&qp->q_lock, flags);
  1938. *bad_wr = wr;
  1939. return -EINVAL;
  1940. }
  1941. while (wr) {
  1942. if (qp->qp_type == IB_QPT_UD &&
  1943. (wr->opcode != IB_WR_SEND &&
  1944. wr->opcode != IB_WR_SEND_WITH_IMM)) {
  1945. *bad_wr = wr;
  1946. status = -EINVAL;
  1947. break;
  1948. }
  1949. if (ocrdma_hwq_free_cnt(&qp->sq) == 0 ||
  1950. wr->num_sge > qp->sq.max_sges) {
  1951. *bad_wr = wr;
  1952. status = -ENOMEM;
  1953. break;
  1954. }
  1955. hdr = ocrdma_hwq_head(&qp->sq);
  1956. hdr->cw = 0;
  1957. if (wr->send_flags & IB_SEND_SIGNALED || qp->signaled)
  1958. hdr->cw |= (OCRDMA_FLAG_SIG << OCRDMA_WQE_FLAGS_SHIFT);
  1959. if (wr->send_flags & IB_SEND_FENCE)
  1960. hdr->cw |=
  1961. (OCRDMA_FLAG_FENCE_L << OCRDMA_WQE_FLAGS_SHIFT);
  1962. if (wr->send_flags & IB_SEND_SOLICITED)
  1963. hdr->cw |=
  1964. (OCRDMA_FLAG_SOLICIT << OCRDMA_WQE_FLAGS_SHIFT);
  1965. hdr->total_len = 0;
  1966. switch (wr->opcode) {
  1967. case IB_WR_SEND_WITH_IMM:
  1968. hdr->cw |= (OCRDMA_FLAG_IMM << OCRDMA_WQE_FLAGS_SHIFT);
  1969. hdr->immdt = ntohl(wr->ex.imm_data);
  1970. case IB_WR_SEND:
  1971. hdr->cw |= (OCRDMA_SEND << OCRDMA_WQE_OPCODE_SHIFT);
  1972. ocrdma_build_send(qp, hdr, wr);
  1973. break;
  1974. case IB_WR_SEND_WITH_INV:
  1975. hdr->cw |= (OCRDMA_FLAG_INV << OCRDMA_WQE_FLAGS_SHIFT);
  1976. hdr->cw |= (OCRDMA_SEND << OCRDMA_WQE_OPCODE_SHIFT);
  1977. hdr->lkey = wr->ex.invalidate_rkey;
  1978. status = ocrdma_build_send(qp, hdr, wr);
  1979. break;
  1980. case IB_WR_RDMA_WRITE_WITH_IMM:
  1981. hdr->cw |= (OCRDMA_FLAG_IMM << OCRDMA_WQE_FLAGS_SHIFT);
  1982. hdr->immdt = ntohl(wr->ex.imm_data);
  1983. case IB_WR_RDMA_WRITE:
  1984. hdr->cw |= (OCRDMA_WRITE << OCRDMA_WQE_OPCODE_SHIFT);
  1985. status = ocrdma_build_write(qp, hdr, wr);
  1986. break;
  1987. case IB_WR_RDMA_READ:
  1988. ocrdma_build_read(qp, hdr, wr);
  1989. break;
  1990. case IB_WR_LOCAL_INV:
  1991. hdr->cw |=
  1992. (OCRDMA_LKEY_INV << OCRDMA_WQE_OPCODE_SHIFT);
  1993. hdr->cw |= ((sizeof(struct ocrdma_hdr_wqe) +
  1994. sizeof(struct ocrdma_sge)) /
  1995. OCRDMA_WQE_STRIDE) << OCRDMA_WQE_SIZE_SHIFT;
  1996. hdr->lkey = wr->ex.invalidate_rkey;
  1997. break;
  1998. case IB_WR_REG_MR:
  1999. status = ocrdma_build_reg(qp, hdr, reg_wr(wr));
  2000. break;
  2001. default:
  2002. status = -EINVAL;
  2003. break;
  2004. }
  2005. if (status) {
  2006. *bad_wr = wr;
  2007. break;
  2008. }
  2009. if (wr->send_flags & IB_SEND_SIGNALED || qp->signaled)
  2010. qp->wqe_wr_id_tbl[qp->sq.head].signaled = 1;
  2011. else
  2012. qp->wqe_wr_id_tbl[qp->sq.head].signaled = 0;
  2013. qp->wqe_wr_id_tbl[qp->sq.head].wrid = wr->wr_id;
  2014. ocrdma_cpu_to_le32(hdr, ((hdr->cw >> OCRDMA_WQE_SIZE_SHIFT) &
  2015. OCRDMA_WQE_SIZE_MASK) * OCRDMA_WQE_STRIDE);
  2016. /* make sure wqe is written before adapter can access it */
  2017. wmb();
  2018. /* inform hw to start processing it */
  2019. ocrdma_ring_sq_db(qp);
  2020. /* update pointer, counter for next wr */
  2021. ocrdma_hwq_inc_head(&qp->sq);
  2022. wr = wr->next;
  2023. }
  2024. spin_unlock_irqrestore(&qp->q_lock, flags);
  2025. return status;
  2026. }
  2027. static void ocrdma_ring_rq_db(struct ocrdma_qp *qp)
  2028. {
  2029. u32 val = qp->rq.dbid | (1 << OCRDMA_DB_RQ_SHIFT);
  2030. iowrite32(val, qp->rq_db);
  2031. }
  2032. static void ocrdma_build_rqe(struct ocrdma_hdr_wqe *rqe, struct ib_recv_wr *wr,
  2033. u16 tag)
  2034. {
  2035. u32 wqe_size = 0;
  2036. struct ocrdma_sge *sge;
  2037. if (wr->num_sge)
  2038. wqe_size = (wr->num_sge * sizeof(*sge)) + sizeof(*rqe);
  2039. else
  2040. wqe_size = sizeof(*sge) + sizeof(*rqe);
  2041. rqe->cw = ((wqe_size / OCRDMA_WQE_STRIDE) <<
  2042. OCRDMA_WQE_SIZE_SHIFT);
  2043. rqe->cw |= (OCRDMA_FLAG_SIG << OCRDMA_WQE_FLAGS_SHIFT);
  2044. rqe->cw |= (OCRDMA_TYPE_LKEY << OCRDMA_WQE_TYPE_SHIFT);
  2045. rqe->total_len = 0;
  2046. rqe->rsvd_tag = tag;
  2047. sge = (struct ocrdma_sge *)(rqe + 1);
  2048. ocrdma_build_sges(rqe, sge, wr->num_sge, wr->sg_list);
  2049. ocrdma_cpu_to_le32(rqe, wqe_size);
  2050. }
  2051. int ocrdma_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
  2052. struct ib_recv_wr **bad_wr)
  2053. {
  2054. int status = 0;
  2055. unsigned long flags;
  2056. struct ocrdma_qp *qp = get_ocrdma_qp(ibqp);
  2057. struct ocrdma_hdr_wqe *rqe;
  2058. spin_lock_irqsave(&qp->q_lock, flags);
  2059. if (qp->state == OCRDMA_QPS_RST || qp->state == OCRDMA_QPS_ERR) {
  2060. spin_unlock_irqrestore(&qp->q_lock, flags);
  2061. *bad_wr = wr;
  2062. return -EINVAL;
  2063. }
  2064. while (wr) {
  2065. if (ocrdma_hwq_free_cnt(&qp->rq) == 0 ||
  2066. wr->num_sge > qp->rq.max_sges) {
  2067. *bad_wr = wr;
  2068. status = -ENOMEM;
  2069. break;
  2070. }
  2071. rqe = ocrdma_hwq_head(&qp->rq);
  2072. ocrdma_build_rqe(rqe, wr, 0);
  2073. qp->rqe_wr_id_tbl[qp->rq.head] = wr->wr_id;
  2074. /* make sure rqe is written before adapter can access it */
  2075. wmb();
  2076. /* inform hw to start processing it */
  2077. ocrdma_ring_rq_db(qp);
  2078. /* update pointer, counter for next wr */
  2079. ocrdma_hwq_inc_head(&qp->rq);
  2080. wr = wr->next;
  2081. }
  2082. spin_unlock_irqrestore(&qp->q_lock, flags);
  2083. return status;
  2084. }
  2085. /* cqe for srq's rqe can potentially arrive out of order.
  2086. * index gives the entry in the shadow table where to store
  2087. * the wr_id. tag/index is returned in cqe to reference back
  2088. * for a given rqe.
  2089. */
  2090. static int ocrdma_srq_get_idx(struct ocrdma_srq *srq)
  2091. {
  2092. int row = 0;
  2093. int indx = 0;
  2094. for (row = 0; row < srq->bit_fields_len; row++) {
  2095. if (srq->idx_bit_fields[row]) {
  2096. indx = ffs(srq->idx_bit_fields[row]);
  2097. indx = (row * 32) + (indx - 1);
  2098. BUG_ON(indx >= srq->rq.max_cnt);
  2099. ocrdma_srq_toggle_bit(srq, indx);
  2100. break;
  2101. }
  2102. }
  2103. BUG_ON(row == srq->bit_fields_len);
  2104. return indx + 1; /* Use from index 1 */
  2105. }
  2106. static void ocrdma_ring_srq_db(struct ocrdma_srq *srq)
  2107. {
  2108. u32 val = srq->rq.dbid | (1 << 16);
  2109. iowrite32(val, srq->db + OCRDMA_DB_GEN2_SRQ_OFFSET);
  2110. }
  2111. int ocrdma_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr,
  2112. struct ib_recv_wr **bad_wr)
  2113. {
  2114. int status = 0;
  2115. unsigned long flags;
  2116. struct ocrdma_srq *srq;
  2117. struct ocrdma_hdr_wqe *rqe;
  2118. u16 tag;
  2119. srq = get_ocrdma_srq(ibsrq);
  2120. spin_lock_irqsave(&srq->q_lock, flags);
  2121. while (wr) {
  2122. if (ocrdma_hwq_free_cnt(&srq->rq) == 0 ||
  2123. wr->num_sge > srq->rq.max_sges) {
  2124. status = -ENOMEM;
  2125. *bad_wr = wr;
  2126. break;
  2127. }
  2128. tag = ocrdma_srq_get_idx(srq);
  2129. rqe = ocrdma_hwq_head(&srq->rq);
  2130. ocrdma_build_rqe(rqe, wr, tag);
  2131. srq->rqe_wr_id_tbl[tag] = wr->wr_id;
  2132. /* make sure rqe is written before adapter can perform DMA */
  2133. wmb();
  2134. /* inform hw to start processing it */
  2135. ocrdma_ring_srq_db(srq);
  2136. /* update pointer, counter for next wr */
  2137. ocrdma_hwq_inc_head(&srq->rq);
  2138. wr = wr->next;
  2139. }
  2140. spin_unlock_irqrestore(&srq->q_lock, flags);
  2141. return status;
  2142. }
  2143. static enum ib_wc_status ocrdma_to_ibwc_err(u16 status)
  2144. {
  2145. enum ib_wc_status ibwc_status;
  2146. switch (status) {
  2147. case OCRDMA_CQE_GENERAL_ERR:
  2148. ibwc_status = IB_WC_GENERAL_ERR;
  2149. break;
  2150. case OCRDMA_CQE_LOC_LEN_ERR:
  2151. ibwc_status = IB_WC_LOC_LEN_ERR;
  2152. break;
  2153. case OCRDMA_CQE_LOC_QP_OP_ERR:
  2154. ibwc_status = IB_WC_LOC_QP_OP_ERR;
  2155. break;
  2156. case OCRDMA_CQE_LOC_EEC_OP_ERR:
  2157. ibwc_status = IB_WC_LOC_EEC_OP_ERR;
  2158. break;
  2159. case OCRDMA_CQE_LOC_PROT_ERR:
  2160. ibwc_status = IB_WC_LOC_PROT_ERR;
  2161. break;
  2162. case OCRDMA_CQE_WR_FLUSH_ERR:
  2163. ibwc_status = IB_WC_WR_FLUSH_ERR;
  2164. break;
  2165. case OCRDMA_CQE_MW_BIND_ERR:
  2166. ibwc_status = IB_WC_MW_BIND_ERR;
  2167. break;
  2168. case OCRDMA_CQE_BAD_RESP_ERR:
  2169. ibwc_status = IB_WC_BAD_RESP_ERR;
  2170. break;
  2171. case OCRDMA_CQE_LOC_ACCESS_ERR:
  2172. ibwc_status = IB_WC_LOC_ACCESS_ERR;
  2173. break;
  2174. case OCRDMA_CQE_REM_INV_REQ_ERR:
  2175. ibwc_status = IB_WC_REM_INV_REQ_ERR;
  2176. break;
  2177. case OCRDMA_CQE_REM_ACCESS_ERR:
  2178. ibwc_status = IB_WC_REM_ACCESS_ERR;
  2179. break;
  2180. case OCRDMA_CQE_REM_OP_ERR:
  2181. ibwc_status = IB_WC_REM_OP_ERR;
  2182. break;
  2183. case OCRDMA_CQE_RETRY_EXC_ERR:
  2184. ibwc_status = IB_WC_RETRY_EXC_ERR;
  2185. break;
  2186. case OCRDMA_CQE_RNR_RETRY_EXC_ERR:
  2187. ibwc_status = IB_WC_RNR_RETRY_EXC_ERR;
  2188. break;
  2189. case OCRDMA_CQE_LOC_RDD_VIOL_ERR:
  2190. ibwc_status = IB_WC_LOC_RDD_VIOL_ERR;
  2191. break;
  2192. case OCRDMA_CQE_REM_INV_RD_REQ_ERR:
  2193. ibwc_status = IB_WC_REM_INV_RD_REQ_ERR;
  2194. break;
  2195. case OCRDMA_CQE_REM_ABORT_ERR:
  2196. ibwc_status = IB_WC_REM_ABORT_ERR;
  2197. break;
  2198. case OCRDMA_CQE_INV_EECN_ERR:
  2199. ibwc_status = IB_WC_INV_EECN_ERR;
  2200. break;
  2201. case OCRDMA_CQE_INV_EEC_STATE_ERR:
  2202. ibwc_status = IB_WC_INV_EEC_STATE_ERR;
  2203. break;
  2204. case OCRDMA_CQE_FATAL_ERR:
  2205. ibwc_status = IB_WC_FATAL_ERR;
  2206. break;
  2207. case OCRDMA_CQE_RESP_TIMEOUT_ERR:
  2208. ibwc_status = IB_WC_RESP_TIMEOUT_ERR;
  2209. break;
  2210. default:
  2211. ibwc_status = IB_WC_GENERAL_ERR;
  2212. break;
  2213. }
  2214. return ibwc_status;
  2215. }
  2216. static void ocrdma_update_wc(struct ocrdma_qp *qp, struct ib_wc *ibwc,
  2217. u32 wqe_idx)
  2218. {
  2219. struct ocrdma_hdr_wqe *hdr;
  2220. struct ocrdma_sge *rw;
  2221. int opcode;
  2222. hdr = ocrdma_hwq_head_from_idx(&qp->sq, wqe_idx);
  2223. ibwc->wr_id = qp->wqe_wr_id_tbl[wqe_idx].wrid;
  2224. /* Undo the hdr->cw swap */
  2225. opcode = le32_to_cpu(hdr->cw) & OCRDMA_WQE_OPCODE_MASK;
  2226. switch (opcode) {
  2227. case OCRDMA_WRITE:
  2228. ibwc->opcode = IB_WC_RDMA_WRITE;
  2229. break;
  2230. case OCRDMA_READ:
  2231. rw = (struct ocrdma_sge *)(hdr + 1);
  2232. ibwc->opcode = IB_WC_RDMA_READ;
  2233. ibwc->byte_len = rw->len;
  2234. break;
  2235. case OCRDMA_SEND:
  2236. ibwc->opcode = IB_WC_SEND;
  2237. break;
  2238. case OCRDMA_FR_MR:
  2239. ibwc->opcode = IB_WC_REG_MR;
  2240. break;
  2241. case OCRDMA_LKEY_INV:
  2242. ibwc->opcode = IB_WC_LOCAL_INV;
  2243. break;
  2244. default:
  2245. ibwc->status = IB_WC_GENERAL_ERR;
  2246. pr_err("%s() invalid opcode received = 0x%x\n",
  2247. __func__, hdr->cw & OCRDMA_WQE_OPCODE_MASK);
  2248. break;
  2249. }
  2250. }
  2251. static void ocrdma_set_cqe_status_flushed(struct ocrdma_qp *qp,
  2252. struct ocrdma_cqe *cqe)
  2253. {
  2254. if (is_cqe_for_sq(cqe)) {
  2255. cqe->flags_status_srcqpn = cpu_to_le32(le32_to_cpu(
  2256. cqe->flags_status_srcqpn) &
  2257. ~OCRDMA_CQE_STATUS_MASK);
  2258. cqe->flags_status_srcqpn = cpu_to_le32(le32_to_cpu(
  2259. cqe->flags_status_srcqpn) |
  2260. (OCRDMA_CQE_WR_FLUSH_ERR <<
  2261. OCRDMA_CQE_STATUS_SHIFT));
  2262. } else {
  2263. if (qp->qp_type == IB_QPT_UD || qp->qp_type == IB_QPT_GSI) {
  2264. cqe->flags_status_srcqpn = cpu_to_le32(le32_to_cpu(
  2265. cqe->flags_status_srcqpn) &
  2266. ~OCRDMA_CQE_UD_STATUS_MASK);
  2267. cqe->flags_status_srcqpn = cpu_to_le32(le32_to_cpu(
  2268. cqe->flags_status_srcqpn) |
  2269. (OCRDMA_CQE_WR_FLUSH_ERR <<
  2270. OCRDMA_CQE_UD_STATUS_SHIFT));
  2271. } else {
  2272. cqe->flags_status_srcqpn = cpu_to_le32(le32_to_cpu(
  2273. cqe->flags_status_srcqpn) &
  2274. ~OCRDMA_CQE_STATUS_MASK);
  2275. cqe->flags_status_srcqpn = cpu_to_le32(le32_to_cpu(
  2276. cqe->flags_status_srcqpn) |
  2277. (OCRDMA_CQE_WR_FLUSH_ERR <<
  2278. OCRDMA_CQE_STATUS_SHIFT));
  2279. }
  2280. }
  2281. }
  2282. static bool ocrdma_update_err_cqe(struct ib_wc *ibwc, struct ocrdma_cqe *cqe,
  2283. struct ocrdma_qp *qp, int status)
  2284. {
  2285. bool expand = false;
  2286. ibwc->byte_len = 0;
  2287. ibwc->qp = &qp->ibqp;
  2288. ibwc->status = ocrdma_to_ibwc_err(status);
  2289. ocrdma_flush_qp(qp);
  2290. ocrdma_qp_state_change(qp, IB_QPS_ERR, NULL);
  2291. /* if wqe/rqe pending for which cqe needs to be returned,
  2292. * trigger inflating it.
  2293. */
  2294. if (!is_hw_rq_empty(qp) || !is_hw_sq_empty(qp)) {
  2295. expand = true;
  2296. ocrdma_set_cqe_status_flushed(qp, cqe);
  2297. }
  2298. return expand;
  2299. }
  2300. static int ocrdma_update_err_rcqe(struct ib_wc *ibwc, struct ocrdma_cqe *cqe,
  2301. struct ocrdma_qp *qp, int status)
  2302. {
  2303. ibwc->opcode = IB_WC_RECV;
  2304. ibwc->wr_id = qp->rqe_wr_id_tbl[qp->rq.tail];
  2305. ocrdma_hwq_inc_tail(&qp->rq);
  2306. return ocrdma_update_err_cqe(ibwc, cqe, qp, status);
  2307. }
  2308. static int ocrdma_update_err_scqe(struct ib_wc *ibwc, struct ocrdma_cqe *cqe,
  2309. struct ocrdma_qp *qp, int status)
  2310. {
  2311. ocrdma_update_wc(qp, ibwc, qp->sq.tail);
  2312. ocrdma_hwq_inc_tail(&qp->sq);
  2313. return ocrdma_update_err_cqe(ibwc, cqe, qp, status);
  2314. }
  2315. static bool ocrdma_poll_err_scqe(struct ocrdma_qp *qp,
  2316. struct ocrdma_cqe *cqe, struct ib_wc *ibwc,
  2317. bool *polled, bool *stop)
  2318. {
  2319. bool expand;
  2320. struct ocrdma_dev *dev = get_ocrdma_dev(qp->ibqp.device);
  2321. int status = (le32_to_cpu(cqe->flags_status_srcqpn) &
  2322. OCRDMA_CQE_STATUS_MASK) >> OCRDMA_CQE_STATUS_SHIFT;
  2323. if (status < OCRDMA_MAX_CQE_ERR)
  2324. atomic_inc(&dev->cqe_err_stats[status]);
  2325. /* when hw sq is empty, but rq is not empty, so we continue
  2326. * to keep the cqe in order to get the cq event again.
  2327. */
  2328. if (is_hw_sq_empty(qp) && !is_hw_rq_empty(qp)) {
  2329. /* when cq for rq and sq is same, it is safe to return
  2330. * flush cqe for RQEs.
  2331. */
  2332. if (!qp->srq && (qp->sq_cq == qp->rq_cq)) {
  2333. *polled = true;
  2334. status = OCRDMA_CQE_WR_FLUSH_ERR;
  2335. expand = ocrdma_update_err_rcqe(ibwc, cqe, qp, status);
  2336. } else {
  2337. /* stop processing further cqe as this cqe is used for
  2338. * triggering cq event on buddy cq of RQ.
  2339. * When QP is destroyed, this cqe will be removed
  2340. * from the cq's hardware q.
  2341. */
  2342. *polled = false;
  2343. *stop = true;
  2344. expand = false;
  2345. }
  2346. } else if (is_hw_sq_empty(qp)) {
  2347. /* Do nothing */
  2348. expand = false;
  2349. *polled = false;
  2350. *stop = false;
  2351. } else {
  2352. *polled = true;
  2353. expand = ocrdma_update_err_scqe(ibwc, cqe, qp, status);
  2354. }
  2355. return expand;
  2356. }
  2357. static bool ocrdma_poll_success_scqe(struct ocrdma_qp *qp,
  2358. struct ocrdma_cqe *cqe,
  2359. struct ib_wc *ibwc, bool *polled)
  2360. {
  2361. bool expand = false;
  2362. int tail = qp->sq.tail;
  2363. u32 wqe_idx;
  2364. if (!qp->wqe_wr_id_tbl[tail].signaled) {
  2365. *polled = false; /* WC cannot be consumed yet */
  2366. } else {
  2367. ibwc->status = IB_WC_SUCCESS;
  2368. ibwc->wc_flags = 0;
  2369. ibwc->qp = &qp->ibqp;
  2370. ocrdma_update_wc(qp, ibwc, tail);
  2371. *polled = true;
  2372. }
  2373. wqe_idx = (le32_to_cpu(cqe->wq.wqeidx) &
  2374. OCRDMA_CQE_WQEIDX_MASK) & qp->sq.max_wqe_idx;
  2375. if (tail != wqe_idx)
  2376. expand = true; /* Coalesced CQE can't be consumed yet */
  2377. ocrdma_hwq_inc_tail(&qp->sq);
  2378. return expand;
  2379. }
  2380. static bool ocrdma_poll_scqe(struct ocrdma_qp *qp, struct ocrdma_cqe *cqe,
  2381. struct ib_wc *ibwc, bool *polled, bool *stop)
  2382. {
  2383. int status;
  2384. bool expand;
  2385. status = (le32_to_cpu(cqe->flags_status_srcqpn) &
  2386. OCRDMA_CQE_STATUS_MASK) >> OCRDMA_CQE_STATUS_SHIFT;
  2387. if (status == OCRDMA_CQE_SUCCESS)
  2388. expand = ocrdma_poll_success_scqe(qp, cqe, ibwc, polled);
  2389. else
  2390. expand = ocrdma_poll_err_scqe(qp, cqe, ibwc, polled, stop);
  2391. return expand;
  2392. }
  2393. static int ocrdma_update_ud_rcqe(struct ocrdma_dev *dev, struct ib_wc *ibwc,
  2394. struct ocrdma_cqe *cqe)
  2395. {
  2396. int status;
  2397. u16 hdr_type = 0;
  2398. status = (le32_to_cpu(cqe->flags_status_srcqpn) &
  2399. OCRDMA_CQE_UD_STATUS_MASK) >> OCRDMA_CQE_UD_STATUS_SHIFT;
  2400. ibwc->src_qp = le32_to_cpu(cqe->flags_status_srcqpn) &
  2401. OCRDMA_CQE_SRCQP_MASK;
  2402. ibwc->pkey_index = 0;
  2403. ibwc->wc_flags = IB_WC_GRH;
  2404. ibwc->byte_len = (le32_to_cpu(cqe->ud.rxlen_pkey) >>
  2405. OCRDMA_CQE_UD_XFER_LEN_SHIFT) &
  2406. OCRDMA_CQE_UD_XFER_LEN_MASK;
  2407. if (ocrdma_is_udp_encap_supported(dev)) {
  2408. hdr_type = (le32_to_cpu(cqe->ud.rxlen_pkey) >>
  2409. OCRDMA_CQE_UD_L3TYPE_SHIFT) &
  2410. OCRDMA_CQE_UD_L3TYPE_MASK;
  2411. ibwc->wc_flags |= IB_WC_WITH_NETWORK_HDR_TYPE;
  2412. ibwc->network_hdr_type = hdr_type;
  2413. }
  2414. return status;
  2415. }
  2416. static void ocrdma_update_free_srq_cqe(struct ib_wc *ibwc,
  2417. struct ocrdma_cqe *cqe,
  2418. struct ocrdma_qp *qp)
  2419. {
  2420. unsigned long flags;
  2421. struct ocrdma_srq *srq;
  2422. u32 wqe_idx;
  2423. srq = get_ocrdma_srq(qp->ibqp.srq);
  2424. wqe_idx = (le32_to_cpu(cqe->rq.buftag_qpn) >>
  2425. OCRDMA_CQE_BUFTAG_SHIFT) & srq->rq.max_wqe_idx;
  2426. BUG_ON(wqe_idx < 1);
  2427. ibwc->wr_id = srq->rqe_wr_id_tbl[wqe_idx];
  2428. spin_lock_irqsave(&srq->q_lock, flags);
  2429. ocrdma_srq_toggle_bit(srq, wqe_idx - 1);
  2430. spin_unlock_irqrestore(&srq->q_lock, flags);
  2431. ocrdma_hwq_inc_tail(&srq->rq);
  2432. }
  2433. static bool ocrdma_poll_err_rcqe(struct ocrdma_qp *qp, struct ocrdma_cqe *cqe,
  2434. struct ib_wc *ibwc, bool *polled, bool *stop,
  2435. int status)
  2436. {
  2437. bool expand;
  2438. struct ocrdma_dev *dev = get_ocrdma_dev(qp->ibqp.device);
  2439. if (status < OCRDMA_MAX_CQE_ERR)
  2440. atomic_inc(&dev->cqe_err_stats[status]);
  2441. /* when hw_rq is empty, but wq is not empty, so continue
  2442. * to keep the cqe to get the cq event again.
  2443. */
  2444. if (is_hw_rq_empty(qp) && !is_hw_sq_empty(qp)) {
  2445. if (!qp->srq && (qp->sq_cq == qp->rq_cq)) {
  2446. *polled = true;
  2447. status = OCRDMA_CQE_WR_FLUSH_ERR;
  2448. expand = ocrdma_update_err_scqe(ibwc, cqe, qp, status);
  2449. } else {
  2450. *polled = false;
  2451. *stop = true;
  2452. expand = false;
  2453. }
  2454. } else if (is_hw_rq_empty(qp)) {
  2455. /* Do nothing */
  2456. expand = false;
  2457. *polled = false;
  2458. *stop = false;
  2459. } else {
  2460. *polled = true;
  2461. expand = ocrdma_update_err_rcqe(ibwc, cqe, qp, status);
  2462. }
  2463. return expand;
  2464. }
  2465. static void ocrdma_poll_success_rcqe(struct ocrdma_qp *qp,
  2466. struct ocrdma_cqe *cqe, struct ib_wc *ibwc)
  2467. {
  2468. struct ocrdma_dev *dev;
  2469. dev = get_ocrdma_dev(qp->ibqp.device);
  2470. ibwc->opcode = IB_WC_RECV;
  2471. ibwc->qp = &qp->ibqp;
  2472. ibwc->status = IB_WC_SUCCESS;
  2473. if (qp->qp_type == IB_QPT_UD || qp->qp_type == IB_QPT_GSI)
  2474. ocrdma_update_ud_rcqe(dev, ibwc, cqe);
  2475. else
  2476. ibwc->byte_len = le32_to_cpu(cqe->rq.rxlen);
  2477. if (is_cqe_imm(cqe)) {
  2478. ibwc->ex.imm_data = htonl(le32_to_cpu(cqe->rq.lkey_immdt));
  2479. ibwc->wc_flags |= IB_WC_WITH_IMM;
  2480. } else if (is_cqe_wr_imm(cqe)) {
  2481. ibwc->opcode = IB_WC_RECV_RDMA_WITH_IMM;
  2482. ibwc->ex.imm_data = htonl(le32_to_cpu(cqe->rq.lkey_immdt));
  2483. ibwc->wc_flags |= IB_WC_WITH_IMM;
  2484. } else if (is_cqe_invalidated(cqe)) {
  2485. ibwc->ex.invalidate_rkey = le32_to_cpu(cqe->rq.lkey_immdt);
  2486. ibwc->wc_flags |= IB_WC_WITH_INVALIDATE;
  2487. }
  2488. if (qp->ibqp.srq) {
  2489. ocrdma_update_free_srq_cqe(ibwc, cqe, qp);
  2490. } else {
  2491. ibwc->wr_id = qp->rqe_wr_id_tbl[qp->rq.tail];
  2492. ocrdma_hwq_inc_tail(&qp->rq);
  2493. }
  2494. }
  2495. static bool ocrdma_poll_rcqe(struct ocrdma_qp *qp, struct ocrdma_cqe *cqe,
  2496. struct ib_wc *ibwc, bool *polled, bool *stop)
  2497. {
  2498. int status;
  2499. bool expand = false;
  2500. ibwc->wc_flags = 0;
  2501. if (qp->qp_type == IB_QPT_UD || qp->qp_type == IB_QPT_GSI) {
  2502. status = (le32_to_cpu(cqe->flags_status_srcqpn) &
  2503. OCRDMA_CQE_UD_STATUS_MASK) >>
  2504. OCRDMA_CQE_UD_STATUS_SHIFT;
  2505. } else {
  2506. status = (le32_to_cpu(cqe->flags_status_srcqpn) &
  2507. OCRDMA_CQE_STATUS_MASK) >> OCRDMA_CQE_STATUS_SHIFT;
  2508. }
  2509. if (status == OCRDMA_CQE_SUCCESS) {
  2510. *polled = true;
  2511. ocrdma_poll_success_rcqe(qp, cqe, ibwc);
  2512. } else {
  2513. expand = ocrdma_poll_err_rcqe(qp, cqe, ibwc, polled, stop,
  2514. status);
  2515. }
  2516. return expand;
  2517. }
  2518. static void ocrdma_change_cq_phase(struct ocrdma_cq *cq, struct ocrdma_cqe *cqe,
  2519. u16 cur_getp)
  2520. {
  2521. if (cq->phase_change) {
  2522. if (cur_getp == 0)
  2523. cq->phase = (~cq->phase & OCRDMA_CQE_VALID);
  2524. } else {
  2525. /* clear valid bit */
  2526. cqe->flags_status_srcqpn = 0;
  2527. }
  2528. }
  2529. static int ocrdma_poll_hwcq(struct ocrdma_cq *cq, int num_entries,
  2530. struct ib_wc *ibwc)
  2531. {
  2532. u16 qpn = 0;
  2533. int i = 0;
  2534. bool expand = false;
  2535. int polled_hw_cqes = 0;
  2536. struct ocrdma_qp *qp = NULL;
  2537. struct ocrdma_dev *dev = get_ocrdma_dev(cq->ibcq.device);
  2538. struct ocrdma_cqe *cqe;
  2539. u16 cur_getp; bool polled = false; bool stop = false;
  2540. cur_getp = cq->getp;
  2541. while (num_entries) {
  2542. cqe = cq->va + cur_getp;
  2543. /* check whether valid cqe or not */
  2544. if (!is_cqe_valid(cq, cqe))
  2545. break;
  2546. qpn = (le32_to_cpu(cqe->cmn.qpn) & OCRDMA_CQE_QPN_MASK);
  2547. /* ignore discarded cqe */
  2548. if (qpn == 0)
  2549. goto skip_cqe;
  2550. qp = dev->qp_tbl[qpn];
  2551. BUG_ON(qp == NULL);
  2552. if (is_cqe_for_sq(cqe)) {
  2553. expand = ocrdma_poll_scqe(qp, cqe, ibwc, &polled,
  2554. &stop);
  2555. } else {
  2556. expand = ocrdma_poll_rcqe(qp, cqe, ibwc, &polled,
  2557. &stop);
  2558. }
  2559. if (expand)
  2560. goto expand_cqe;
  2561. if (stop)
  2562. goto stop_cqe;
  2563. /* clear qpn to avoid duplicate processing by discard_cqe() */
  2564. cqe->cmn.qpn = 0;
  2565. skip_cqe:
  2566. polled_hw_cqes += 1;
  2567. cur_getp = (cur_getp + 1) % cq->max_hw_cqe;
  2568. ocrdma_change_cq_phase(cq, cqe, cur_getp);
  2569. expand_cqe:
  2570. if (polled) {
  2571. num_entries -= 1;
  2572. i += 1;
  2573. ibwc = ibwc + 1;
  2574. polled = false;
  2575. }
  2576. }
  2577. stop_cqe:
  2578. cq->getp = cur_getp;
  2579. if (polled_hw_cqes)
  2580. ocrdma_ring_cq_db(dev, cq->id, false, false, polled_hw_cqes);
  2581. return i;
  2582. }
  2583. /* insert error cqe if the QP's SQ or RQ's CQ matches the CQ under poll. */
  2584. static int ocrdma_add_err_cqe(struct ocrdma_cq *cq, int num_entries,
  2585. struct ocrdma_qp *qp, struct ib_wc *ibwc)
  2586. {
  2587. int err_cqes = 0;
  2588. while (num_entries) {
  2589. if (is_hw_sq_empty(qp) && is_hw_rq_empty(qp))
  2590. break;
  2591. if (!is_hw_sq_empty(qp) && qp->sq_cq == cq) {
  2592. ocrdma_update_wc(qp, ibwc, qp->sq.tail);
  2593. ocrdma_hwq_inc_tail(&qp->sq);
  2594. } else if (!is_hw_rq_empty(qp) && qp->rq_cq == cq) {
  2595. ibwc->wr_id = qp->rqe_wr_id_tbl[qp->rq.tail];
  2596. ocrdma_hwq_inc_tail(&qp->rq);
  2597. } else {
  2598. return err_cqes;
  2599. }
  2600. ibwc->byte_len = 0;
  2601. ibwc->status = IB_WC_WR_FLUSH_ERR;
  2602. ibwc = ibwc + 1;
  2603. err_cqes += 1;
  2604. num_entries -= 1;
  2605. }
  2606. return err_cqes;
  2607. }
  2608. int ocrdma_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc)
  2609. {
  2610. int cqes_to_poll = num_entries;
  2611. struct ocrdma_cq *cq = get_ocrdma_cq(ibcq);
  2612. struct ocrdma_dev *dev = get_ocrdma_dev(ibcq->device);
  2613. int num_os_cqe = 0, err_cqes = 0;
  2614. struct ocrdma_qp *qp;
  2615. unsigned long flags;
  2616. /* poll cqes from adapter CQ */
  2617. spin_lock_irqsave(&cq->cq_lock, flags);
  2618. num_os_cqe = ocrdma_poll_hwcq(cq, cqes_to_poll, wc);
  2619. spin_unlock_irqrestore(&cq->cq_lock, flags);
  2620. cqes_to_poll -= num_os_cqe;
  2621. if (cqes_to_poll) {
  2622. wc = wc + num_os_cqe;
  2623. /* adapter returns single error cqe when qp moves to
  2624. * error state. So insert error cqes with wc_status as
  2625. * FLUSHED for pending WQEs and RQEs of QP's SQ and RQ
  2626. * respectively which uses this CQ.
  2627. */
  2628. spin_lock_irqsave(&dev->flush_q_lock, flags);
  2629. list_for_each_entry(qp, &cq->sq_head, sq_entry) {
  2630. if (cqes_to_poll == 0)
  2631. break;
  2632. err_cqes = ocrdma_add_err_cqe(cq, cqes_to_poll, qp, wc);
  2633. cqes_to_poll -= err_cqes;
  2634. num_os_cqe += err_cqes;
  2635. wc = wc + err_cqes;
  2636. }
  2637. spin_unlock_irqrestore(&dev->flush_q_lock, flags);
  2638. }
  2639. return num_os_cqe;
  2640. }
  2641. int ocrdma_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags cq_flags)
  2642. {
  2643. struct ocrdma_cq *cq = get_ocrdma_cq(ibcq);
  2644. struct ocrdma_dev *dev = get_ocrdma_dev(ibcq->device);
  2645. u16 cq_id;
  2646. unsigned long flags;
  2647. bool arm_needed = false, sol_needed = false;
  2648. cq_id = cq->id;
  2649. spin_lock_irqsave(&cq->cq_lock, flags);
  2650. if (cq_flags & IB_CQ_NEXT_COMP || cq_flags & IB_CQ_SOLICITED)
  2651. arm_needed = true;
  2652. if (cq_flags & IB_CQ_SOLICITED)
  2653. sol_needed = true;
  2654. ocrdma_ring_cq_db(dev, cq_id, arm_needed, sol_needed, 0);
  2655. spin_unlock_irqrestore(&cq->cq_lock, flags);
  2656. return 0;
  2657. }
  2658. struct ib_mr *ocrdma_alloc_mr(struct ib_pd *ibpd,
  2659. enum ib_mr_type mr_type,
  2660. u32 max_num_sg)
  2661. {
  2662. int status;
  2663. struct ocrdma_mr *mr;
  2664. struct ocrdma_pd *pd = get_ocrdma_pd(ibpd);
  2665. struct ocrdma_dev *dev = get_ocrdma_dev(ibpd->device);
  2666. if (mr_type != IB_MR_TYPE_MEM_REG)
  2667. return ERR_PTR(-EINVAL);
  2668. if (max_num_sg > dev->attr.max_pages_per_frmr)
  2669. return ERR_PTR(-EINVAL);
  2670. mr = kzalloc(sizeof(*mr), GFP_KERNEL);
  2671. if (!mr)
  2672. return ERR_PTR(-ENOMEM);
  2673. mr->pages = kcalloc(max_num_sg, sizeof(u64), GFP_KERNEL);
  2674. if (!mr->pages) {
  2675. status = -ENOMEM;
  2676. goto pl_err;
  2677. }
  2678. status = ocrdma_get_pbl_info(dev, mr, max_num_sg);
  2679. if (status)
  2680. goto pbl_err;
  2681. mr->hwmr.fr_mr = 1;
  2682. mr->hwmr.remote_rd = 0;
  2683. mr->hwmr.remote_wr = 0;
  2684. mr->hwmr.local_rd = 0;
  2685. mr->hwmr.local_wr = 0;
  2686. mr->hwmr.mw_bind = 0;
  2687. status = ocrdma_build_pbl_tbl(dev, &mr->hwmr);
  2688. if (status)
  2689. goto pbl_err;
  2690. status = ocrdma_reg_mr(dev, &mr->hwmr, pd->id, 0);
  2691. if (status)
  2692. goto mbx_err;
  2693. mr->ibmr.rkey = mr->hwmr.lkey;
  2694. mr->ibmr.lkey = mr->hwmr.lkey;
  2695. dev->stag_arr[(mr->hwmr.lkey >> 8) & (OCRDMA_MAX_STAG - 1)] =
  2696. (unsigned long) mr;
  2697. return &mr->ibmr;
  2698. mbx_err:
  2699. ocrdma_free_mr_pbl_tbl(dev, &mr->hwmr);
  2700. pbl_err:
  2701. kfree(mr->pages);
  2702. pl_err:
  2703. kfree(mr);
  2704. return ERR_PTR(-ENOMEM);
  2705. }
  2706. static int ocrdma_set_page(struct ib_mr *ibmr, u64 addr)
  2707. {
  2708. struct ocrdma_mr *mr = get_ocrdma_mr(ibmr);
  2709. if (unlikely(mr->npages == mr->hwmr.num_pbes))
  2710. return -ENOMEM;
  2711. mr->pages[mr->npages++] = addr;
  2712. return 0;
  2713. }
  2714. int ocrdma_map_mr_sg(struct ib_mr *ibmr, struct scatterlist *sg, int sg_nents,
  2715. unsigned int *sg_offset)
  2716. {
  2717. struct ocrdma_mr *mr = get_ocrdma_mr(ibmr);
  2718. mr->npages = 0;
  2719. return ib_sg_to_pages(ibmr, sg, sg_nents, sg_offset, ocrdma_set_page);
  2720. }