i40iw_cm.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453
  1. /*******************************************************************************
  2. *
  3. * Copyright (c) 2015-2016 Intel Corporation. All rights reserved.
  4. *
  5. * This software is available to you under a choice of one of two
  6. * licenses. You may choose to be licensed under the terms of the GNU
  7. * General Public License (GPL) Version 2, available from the file
  8. * COPYING in the main directory of this source tree, or the
  9. * OpenFabrics.org BSD license below:
  10. *
  11. * Redistribution and use in source and binary forms, with or
  12. * without modification, are permitted provided that the following
  13. * conditions are met:
  14. *
  15. * - Redistributions of source code must retain the above
  16. * copyright notice, this list of conditions and the following
  17. * disclaimer.
  18. *
  19. * - Redistributions in binary form must reproduce the above
  20. * copyright notice, this list of conditions and the following
  21. * disclaimer in the documentation and/or other materials
  22. * provided with the distribution.
  23. *
  24. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  25. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  26. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  27. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  28. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  29. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  30. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  31. * SOFTWARE.
  32. *
  33. *******************************************************************************/
  34. #ifndef I40IW_CM_H
  35. #define I40IW_CM_H
  36. #define QUEUE_EVENTS
  37. #define I40IW_MANAGE_APBVT_DEL 0
  38. #define I40IW_MANAGE_APBVT_ADD 1
  39. #define I40IW_MPA_REQUEST_ACCEPT 1
  40. #define I40IW_MPA_REQUEST_REJECT 2
  41. /* IETF MPA -- defines, enums, structs */
  42. #define IEFT_MPA_KEY_REQ "MPA ID Req Frame"
  43. #define IEFT_MPA_KEY_REP "MPA ID Rep Frame"
  44. #define IETF_MPA_KEY_SIZE 16
  45. #define IETF_MPA_VERSION 1
  46. #define IETF_MAX_PRIV_DATA_LEN 512
  47. #define IETF_MPA_FRAME_SIZE 20
  48. #define IETF_RTR_MSG_SIZE 4
  49. #define IETF_MPA_V2_FLAG 0x10
  50. #define SNDMARKER_SEQNMASK 0x000001FF
  51. #define I40IW_MAX_IETF_SIZE 32
  52. /* IETF RTR MSG Fields */
  53. #define IETF_PEER_TO_PEER 0x8000
  54. #define IETF_FLPDU_ZERO_LEN 0x4000
  55. #define IETF_RDMA0_WRITE 0x8000
  56. #define IETF_RDMA0_READ 0x4000
  57. #define IETF_NO_IRD_ORD 0x3FFF
  58. /* HW-supported IRD sizes*/
  59. #define I40IW_HW_IRD_SETTING_2 2
  60. #define I40IW_HW_IRD_SETTING_4 4
  61. #define I40IW_HW_IRD_SETTING_8 8
  62. #define I40IW_HW_IRD_SETTING_16 16
  63. #define I40IW_HW_IRD_SETTING_32 32
  64. #define I40IW_HW_IRD_SETTING_64 64
  65. enum ietf_mpa_flags {
  66. IETF_MPA_FLAGS_MARKERS = 0x80, /* receive Markers */
  67. IETF_MPA_FLAGS_CRC = 0x40, /* receive Markers */
  68. IETF_MPA_FLAGS_REJECT = 0x20, /* Reject */
  69. };
  70. struct ietf_mpa_v1 {
  71. u8 key[IETF_MPA_KEY_SIZE];
  72. u8 flags;
  73. u8 rev;
  74. __be16 priv_data_len;
  75. u8 priv_data[0];
  76. };
  77. #define ietf_mpa_req_resp_frame ietf_mpa_frame
  78. struct ietf_rtr_msg {
  79. __be16 ctrl_ird;
  80. __be16 ctrl_ord;
  81. };
  82. struct ietf_mpa_v2 {
  83. u8 key[IETF_MPA_KEY_SIZE];
  84. u8 flags;
  85. u8 rev;
  86. __be16 priv_data_len;
  87. struct ietf_rtr_msg rtr_msg;
  88. u8 priv_data[0];
  89. };
  90. struct i40iw_cm_node;
  91. enum i40iw_timer_type {
  92. I40IW_TIMER_TYPE_SEND,
  93. I40IW_TIMER_TYPE_RECV,
  94. I40IW_TIMER_NODE_CLEANUP,
  95. I40IW_TIMER_TYPE_CLOSE,
  96. };
  97. #define I40IW_PASSIVE_STATE_INDICATED 0
  98. #define I40IW_DO_NOT_SEND_RESET_EVENT 1
  99. #define I40IW_SEND_RESET_EVENT 2
  100. #define MAX_I40IW_IFS 4
  101. #define SET_ACK 0x1
  102. #define SET_SYN 0x2
  103. #define SET_FIN 0x4
  104. #define SET_RST 0x8
  105. #define TCP_OPTIONS_PADDING 3
  106. struct option_base {
  107. u8 optionnum;
  108. u8 length;
  109. };
  110. enum option_numbers {
  111. OPTION_NUMBER_END,
  112. OPTION_NUMBER_NONE,
  113. OPTION_NUMBER_MSS,
  114. OPTION_NUMBER_WINDOW_SCALE,
  115. OPTION_NUMBER_SACK_PERM,
  116. OPTION_NUMBER_SACK,
  117. OPTION_NUMBER_WRITE0 = 0xbc
  118. };
  119. struct option_mss {
  120. u8 optionnum;
  121. u8 length;
  122. __be16 mss;
  123. };
  124. struct option_windowscale {
  125. u8 optionnum;
  126. u8 length;
  127. u8 shiftcount;
  128. };
  129. union all_known_options {
  130. char as_end;
  131. struct option_base as_base;
  132. struct option_mss as_mss;
  133. struct option_windowscale as_windowscale;
  134. };
  135. struct i40iw_timer_entry {
  136. struct list_head list;
  137. unsigned long timetosend; /* jiffies */
  138. struct i40iw_puda_buf *sqbuf;
  139. u32 type;
  140. u32 retrycount;
  141. u32 retranscount;
  142. u32 context;
  143. u32 send_retrans;
  144. int close_when_complete;
  145. };
  146. #define I40IW_DEFAULT_RETRYS 64
  147. #define I40IW_DEFAULT_RETRANS 8
  148. #define I40IW_DEFAULT_TTL 0x40
  149. #define I40IW_DEFAULT_RTT_VAR 0x6
  150. #define I40IW_DEFAULT_SS_THRESH 0x3FFFFFFF
  151. #define I40IW_DEFAULT_REXMIT_THRESH 8
  152. #define I40IW_RETRY_TIMEOUT HZ
  153. #define I40IW_SHORT_TIME 10
  154. #define I40IW_LONG_TIME (2 * HZ)
  155. #define I40IW_MAX_TIMEOUT ((unsigned long)(12 * HZ))
  156. #define I40IW_CM_HASHTABLE_SIZE 1024
  157. #define I40IW_CM_TCP_TIMER_INTERVAL 3000
  158. #define I40IW_CM_DEFAULT_MTU 1540
  159. #define I40IW_CM_DEFAULT_FRAME_CNT 10
  160. #define I40IW_CM_THREAD_STACK_SIZE 256
  161. #define I40IW_CM_DEFAULT_RCV_WND 64240
  162. #define I40IW_CM_DEFAULT_RCV_WND_SCALED 0x3fffc
  163. #define I40IW_CM_DEFAULT_RCV_WND_SCALE 2
  164. #define I40IW_CM_DEFAULT_FREE_PKTS 0x000A
  165. #define I40IW_CM_FREE_PKT_LO_WATERMARK 2
  166. #define I40IW_CM_DEFAULT_MSS 536
  167. #define I40IW_CM_DEF_SEQ 0x159bf75f
  168. #define I40IW_CM_DEF_LOCAL_ID 0x3b47
  169. #define I40IW_CM_DEF_SEQ2 0x18ed5740
  170. #define I40IW_CM_DEF_LOCAL_ID2 0xb807
  171. #define MAX_CM_BUFFER (I40IW_MAX_IETF_SIZE + IETF_MAX_PRIV_DATA_LEN)
  172. typedef u32 i40iw_addr_t;
  173. #define i40iw_cm_tsa_context i40iw_qp_context
  174. struct i40iw_qp;
  175. /* cm node transition states */
  176. enum i40iw_cm_node_state {
  177. I40IW_CM_STATE_UNKNOWN,
  178. I40IW_CM_STATE_INITED,
  179. I40IW_CM_STATE_LISTENING,
  180. I40IW_CM_STATE_SYN_RCVD,
  181. I40IW_CM_STATE_SYN_SENT,
  182. I40IW_CM_STATE_ONE_SIDE_ESTABLISHED,
  183. I40IW_CM_STATE_ESTABLISHED,
  184. I40IW_CM_STATE_ACCEPTING,
  185. I40IW_CM_STATE_MPAREQ_SENT,
  186. I40IW_CM_STATE_MPAREQ_RCVD,
  187. I40IW_CM_STATE_MPAREJ_RCVD,
  188. I40IW_CM_STATE_OFFLOADED,
  189. I40IW_CM_STATE_FIN_WAIT1,
  190. I40IW_CM_STATE_FIN_WAIT2,
  191. I40IW_CM_STATE_CLOSE_WAIT,
  192. I40IW_CM_STATE_TIME_WAIT,
  193. I40IW_CM_STATE_LAST_ACK,
  194. I40IW_CM_STATE_CLOSING,
  195. I40IW_CM_STATE_LISTENER_DESTROYED,
  196. I40IW_CM_STATE_CLOSED
  197. };
  198. enum mpa_frame_version {
  199. IETF_MPA_V1 = 1,
  200. IETF_MPA_V2 = 2
  201. };
  202. enum mpa_frame_key {
  203. MPA_KEY_REQUEST,
  204. MPA_KEY_REPLY
  205. };
  206. enum send_rdma0 {
  207. SEND_RDMA_READ_ZERO = 1,
  208. SEND_RDMA_WRITE_ZERO = 2
  209. };
  210. enum i40iw_tcpip_pkt_type {
  211. I40IW_PKT_TYPE_UNKNOWN,
  212. I40IW_PKT_TYPE_SYN,
  213. I40IW_PKT_TYPE_SYNACK,
  214. I40IW_PKT_TYPE_ACK,
  215. I40IW_PKT_TYPE_FIN,
  216. I40IW_PKT_TYPE_RST
  217. };
  218. /* CM context params */
  219. struct i40iw_cm_tcp_context {
  220. u8 client;
  221. u32 loc_seq_num;
  222. u32 loc_ack_num;
  223. u32 rem_ack_num;
  224. u32 rcv_nxt;
  225. u32 loc_id;
  226. u32 rem_id;
  227. u32 snd_wnd;
  228. u32 max_snd_wnd;
  229. u32 rcv_wnd;
  230. u32 mss;
  231. u8 snd_wscale;
  232. u8 rcv_wscale;
  233. struct timeval sent_ts;
  234. };
  235. enum i40iw_cm_listener_state {
  236. I40IW_CM_LISTENER_PASSIVE_STATE = 1,
  237. I40IW_CM_LISTENER_ACTIVE_STATE = 2,
  238. I40IW_CM_LISTENER_EITHER_STATE = 3
  239. };
  240. struct i40iw_cm_listener {
  241. struct list_head list;
  242. struct i40iw_cm_core *cm_core;
  243. u8 loc_mac[ETH_ALEN];
  244. u32 loc_addr[4];
  245. u16 loc_port;
  246. struct iw_cm_id *cm_id;
  247. atomic_t ref_count;
  248. struct i40iw_device *iwdev;
  249. atomic_t pend_accepts_cnt;
  250. int backlog;
  251. enum i40iw_cm_listener_state listener_state;
  252. u32 reused_node;
  253. u8 user_pri;
  254. u8 tos;
  255. u16 vlan_id;
  256. bool qhash_set;
  257. bool ipv4;
  258. struct list_head child_listen_list;
  259. };
  260. struct i40iw_kmem_info {
  261. void *addr;
  262. u32 size;
  263. };
  264. /* per connection node and node state information */
  265. struct i40iw_cm_node {
  266. u32 loc_addr[4], rem_addr[4];
  267. u16 loc_port, rem_port;
  268. u16 vlan_id;
  269. enum i40iw_cm_node_state state;
  270. u8 loc_mac[ETH_ALEN];
  271. u8 rem_mac[ETH_ALEN];
  272. atomic_t ref_count;
  273. struct i40iw_qp *iwqp;
  274. struct i40iw_device *iwdev;
  275. struct i40iw_sc_dev *dev;
  276. struct i40iw_cm_tcp_context tcp_cntxt;
  277. struct i40iw_cm_core *cm_core;
  278. struct i40iw_cm_node *loopbackpartner;
  279. struct i40iw_timer_entry *send_entry;
  280. struct i40iw_timer_entry *close_entry;
  281. spinlock_t retrans_list_lock; /* cm transmit packet */
  282. enum send_rdma0 send_rdma0_op;
  283. u16 ird_size;
  284. u16 ord_size;
  285. u16 mpav2_ird_ord;
  286. struct iw_cm_id *cm_id;
  287. struct list_head list;
  288. int accelerated;
  289. struct i40iw_cm_listener *listener;
  290. int apbvt_set;
  291. int accept_pend;
  292. struct list_head timer_entry;
  293. struct list_head reset_entry;
  294. struct list_head connected_entry;
  295. atomic_t passive_state;
  296. bool qhash_set;
  297. u8 user_pri;
  298. u8 tos;
  299. bool ipv4;
  300. bool snd_mark_en;
  301. u16 lsmm_size;
  302. enum mpa_frame_version mpa_frame_rev;
  303. struct i40iw_kmem_info pdata;
  304. union {
  305. struct ietf_mpa_v1 mpa_frame;
  306. struct ietf_mpa_v2 mpa_v2_frame;
  307. };
  308. u8 pdata_buf[IETF_MAX_PRIV_DATA_LEN];
  309. struct i40iw_kmem_info mpa_hdr;
  310. };
  311. /* structure for client or CM to fill when making CM api calls. */
  312. /* - only need to set relevant data, based on op. */
  313. struct i40iw_cm_info {
  314. struct iw_cm_id *cm_id;
  315. u16 loc_port;
  316. u16 rem_port;
  317. u32 loc_addr[4];
  318. u32 rem_addr[4];
  319. u16 vlan_id;
  320. int backlog;
  321. u8 user_pri;
  322. u8 tos;
  323. bool ipv4;
  324. };
  325. /* CM event codes */
  326. enum i40iw_cm_event_type {
  327. I40IW_CM_EVENT_UNKNOWN,
  328. I40IW_CM_EVENT_ESTABLISHED,
  329. I40IW_CM_EVENT_MPA_REQ,
  330. I40IW_CM_EVENT_MPA_CONNECT,
  331. I40IW_CM_EVENT_MPA_ACCEPT,
  332. I40IW_CM_EVENT_MPA_REJECT,
  333. I40IW_CM_EVENT_MPA_ESTABLISHED,
  334. I40IW_CM_EVENT_CONNECTED,
  335. I40IW_CM_EVENT_RESET,
  336. I40IW_CM_EVENT_ABORTED
  337. };
  338. /* event to post to CM event handler */
  339. struct i40iw_cm_event {
  340. enum i40iw_cm_event_type type;
  341. struct i40iw_cm_info cm_info;
  342. struct work_struct event_work;
  343. struct i40iw_cm_node *cm_node;
  344. };
  345. struct i40iw_cm_core {
  346. struct i40iw_device *iwdev;
  347. struct i40iw_sc_dev *dev;
  348. struct list_head listen_nodes;
  349. struct list_head connected_nodes;
  350. struct timer_list tcp_timer;
  351. struct workqueue_struct *event_wq;
  352. struct workqueue_struct *disconn_wq;
  353. spinlock_t ht_lock; /* manage hash table */
  354. spinlock_t listen_list_lock; /* listen list */
  355. u64 stats_nodes_created;
  356. u64 stats_nodes_destroyed;
  357. u64 stats_listen_created;
  358. u64 stats_listen_destroyed;
  359. u64 stats_listen_nodes_created;
  360. u64 stats_listen_nodes_destroyed;
  361. u64 stats_loopbacks;
  362. u64 stats_accepts;
  363. u64 stats_rejects;
  364. u64 stats_connect_errs;
  365. u64 stats_passive_errs;
  366. u64 stats_pkt_retrans;
  367. u64 stats_backlog_drops;
  368. };
  369. int i40iw_schedule_cm_timer(struct i40iw_cm_node *cm_node,
  370. struct i40iw_puda_buf *sqbuf,
  371. enum i40iw_timer_type type,
  372. int send_retrans,
  373. int close_when_complete);
  374. int i40iw_accept(struct iw_cm_id *, struct iw_cm_conn_param *);
  375. int i40iw_reject(struct iw_cm_id *, const void *, u8);
  376. int i40iw_connect(struct iw_cm_id *, struct iw_cm_conn_param *);
  377. int i40iw_create_listen(struct iw_cm_id *, int);
  378. int i40iw_destroy_listen(struct iw_cm_id *);
  379. int i40iw_cm_start(struct i40iw_device *);
  380. int i40iw_cm_stop(struct i40iw_device *);
  381. int i40iw_arp_table(struct i40iw_device *iwdev,
  382. u32 *ip_addr,
  383. bool ipv4,
  384. u8 *mac_addr,
  385. u32 action);
  386. void i40iw_if_notify(struct i40iw_device *iwdev, struct net_device *netdev,
  387. u32 *ipaddr, bool ipv4, bool ifup);
  388. void i40iw_cm_disconnect_all(struct i40iw_device *iwdev);
  389. #endif /* I40IW_CM_H */