drm.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101
  1. /*
  2. * Copyright (C) 2012 Avionic Design GmbH
  3. * Copyright (C) 2012-2013 NVIDIA CORPORATION. All rights reserved.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include <linux/host1x.h>
  10. #include <linux/iommu.h>
  11. #include <drm/drm_atomic.h>
  12. #include <drm/drm_atomic_helper.h>
  13. #include "drm.h"
  14. #include "gem.h"
  15. #define DRIVER_NAME "tegra"
  16. #define DRIVER_DESC "NVIDIA Tegra graphics"
  17. #define DRIVER_DATE "20120330"
  18. #define DRIVER_MAJOR 0
  19. #define DRIVER_MINOR 0
  20. #define DRIVER_PATCHLEVEL 0
  21. struct tegra_drm_file {
  22. struct list_head contexts;
  23. };
  24. static void tegra_atomic_schedule(struct tegra_drm *tegra,
  25. struct drm_atomic_state *state)
  26. {
  27. tegra->commit.state = state;
  28. schedule_work(&tegra->commit.work);
  29. }
  30. static void tegra_atomic_complete(struct tegra_drm *tegra,
  31. struct drm_atomic_state *state)
  32. {
  33. struct drm_device *drm = tegra->drm;
  34. /*
  35. * Everything below can be run asynchronously without the need to grab
  36. * any modeset locks at all under one condition: It must be guaranteed
  37. * that the asynchronous work has either been cancelled (if the driver
  38. * supports it, which at least requires that the framebuffers get
  39. * cleaned up with drm_atomic_helper_cleanup_planes()) or completed
  40. * before the new state gets committed on the software side with
  41. * drm_atomic_helper_swap_state().
  42. *
  43. * This scheme allows new atomic state updates to be prepared and
  44. * checked in parallel to the asynchronous completion of the previous
  45. * update. Which is important since compositors need to figure out the
  46. * composition of the next frame right after having submitted the
  47. * current layout.
  48. */
  49. drm_atomic_helper_commit_modeset_disables(drm, state);
  50. drm_atomic_helper_commit_modeset_enables(drm, state);
  51. drm_atomic_helper_commit_planes(drm, state,
  52. DRM_PLANE_COMMIT_ACTIVE_ONLY);
  53. drm_atomic_helper_wait_for_vblanks(drm, state);
  54. drm_atomic_helper_cleanup_planes(drm, state);
  55. drm_atomic_state_put(state);
  56. }
  57. static void tegra_atomic_work(struct work_struct *work)
  58. {
  59. struct tegra_drm *tegra = container_of(work, struct tegra_drm,
  60. commit.work);
  61. tegra_atomic_complete(tegra, tegra->commit.state);
  62. }
  63. static int tegra_atomic_commit(struct drm_device *drm,
  64. struct drm_atomic_state *state, bool nonblock)
  65. {
  66. struct tegra_drm *tegra = drm->dev_private;
  67. int err;
  68. err = drm_atomic_helper_prepare_planes(drm, state);
  69. if (err)
  70. return err;
  71. /* serialize outstanding nonblocking commits */
  72. mutex_lock(&tegra->commit.lock);
  73. flush_work(&tegra->commit.work);
  74. /*
  75. * This is the point of no return - everything below never fails except
  76. * when the hw goes bonghits. Which means we can commit the new state on
  77. * the software side now.
  78. */
  79. drm_atomic_helper_swap_state(state, true);
  80. drm_atomic_state_get(state);
  81. if (nonblock)
  82. tegra_atomic_schedule(tegra, state);
  83. else
  84. tegra_atomic_complete(tegra, state);
  85. mutex_unlock(&tegra->commit.lock);
  86. return 0;
  87. }
  88. static const struct drm_mode_config_funcs tegra_drm_mode_funcs = {
  89. .fb_create = tegra_fb_create,
  90. #ifdef CONFIG_DRM_FBDEV_EMULATION
  91. .output_poll_changed = tegra_fb_output_poll_changed,
  92. #endif
  93. .atomic_check = drm_atomic_helper_check,
  94. .atomic_commit = tegra_atomic_commit,
  95. };
  96. static int tegra_drm_load(struct drm_device *drm, unsigned long flags)
  97. {
  98. struct host1x_device *device = to_host1x_device(drm->dev);
  99. struct tegra_drm *tegra;
  100. int err;
  101. tegra = kzalloc(sizeof(*tegra), GFP_KERNEL);
  102. if (!tegra)
  103. return -ENOMEM;
  104. if (iommu_present(&platform_bus_type)) {
  105. struct iommu_domain_geometry *geometry;
  106. u64 start, end;
  107. tegra->domain = iommu_domain_alloc(&platform_bus_type);
  108. if (!tegra->domain) {
  109. err = -ENOMEM;
  110. goto free;
  111. }
  112. geometry = &tegra->domain->geometry;
  113. start = geometry->aperture_start;
  114. end = geometry->aperture_end;
  115. DRM_DEBUG_DRIVER("IOMMU aperture initialized (%#llx-%#llx)\n",
  116. start, end);
  117. drm_mm_init(&tegra->mm, start, end - start + 1);
  118. }
  119. mutex_init(&tegra->clients_lock);
  120. INIT_LIST_HEAD(&tegra->clients);
  121. mutex_init(&tegra->commit.lock);
  122. INIT_WORK(&tegra->commit.work, tegra_atomic_work);
  123. drm->dev_private = tegra;
  124. tegra->drm = drm;
  125. drm_mode_config_init(drm);
  126. drm->mode_config.min_width = 0;
  127. drm->mode_config.min_height = 0;
  128. drm->mode_config.max_width = 4096;
  129. drm->mode_config.max_height = 4096;
  130. drm->mode_config.funcs = &tegra_drm_mode_funcs;
  131. err = tegra_drm_fb_prepare(drm);
  132. if (err < 0)
  133. goto config;
  134. drm_kms_helper_poll_init(drm);
  135. err = host1x_device_init(device);
  136. if (err < 0)
  137. goto fbdev;
  138. /*
  139. * We don't use the drm_irq_install() helpers provided by the DRM
  140. * core, so we need to set this manually in order to allow the
  141. * DRM_IOCTL_WAIT_VBLANK to operate correctly.
  142. */
  143. drm->irq_enabled = true;
  144. /* syncpoints are used for full 32-bit hardware VBLANK counters */
  145. drm->max_vblank_count = 0xffffffff;
  146. err = drm_vblank_init(drm, drm->mode_config.num_crtc);
  147. if (err < 0)
  148. goto device;
  149. drm_mode_config_reset(drm);
  150. err = tegra_drm_fb_init(drm);
  151. if (err < 0)
  152. goto vblank;
  153. return 0;
  154. vblank:
  155. drm_vblank_cleanup(drm);
  156. device:
  157. host1x_device_exit(device);
  158. fbdev:
  159. drm_kms_helper_poll_fini(drm);
  160. tegra_drm_fb_free(drm);
  161. config:
  162. drm_mode_config_cleanup(drm);
  163. if (tegra->domain) {
  164. iommu_domain_free(tegra->domain);
  165. drm_mm_takedown(&tegra->mm);
  166. }
  167. free:
  168. kfree(tegra);
  169. return err;
  170. }
  171. static void tegra_drm_unload(struct drm_device *drm)
  172. {
  173. struct host1x_device *device = to_host1x_device(drm->dev);
  174. struct tegra_drm *tegra = drm->dev_private;
  175. int err;
  176. drm_kms_helper_poll_fini(drm);
  177. tegra_drm_fb_exit(drm);
  178. drm_mode_config_cleanup(drm);
  179. drm_vblank_cleanup(drm);
  180. err = host1x_device_exit(device);
  181. if (err < 0)
  182. return;
  183. if (tegra->domain) {
  184. iommu_domain_free(tegra->domain);
  185. drm_mm_takedown(&tegra->mm);
  186. }
  187. kfree(tegra);
  188. }
  189. static int tegra_drm_open(struct drm_device *drm, struct drm_file *filp)
  190. {
  191. struct tegra_drm_file *fpriv;
  192. fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL);
  193. if (!fpriv)
  194. return -ENOMEM;
  195. INIT_LIST_HEAD(&fpriv->contexts);
  196. filp->driver_priv = fpriv;
  197. return 0;
  198. }
  199. static void tegra_drm_context_free(struct tegra_drm_context *context)
  200. {
  201. context->client->ops->close_channel(context);
  202. kfree(context);
  203. }
  204. static void tegra_drm_lastclose(struct drm_device *drm)
  205. {
  206. #ifdef CONFIG_DRM_FBDEV_EMULATION
  207. struct tegra_drm *tegra = drm->dev_private;
  208. tegra_fbdev_restore_mode(tegra->fbdev);
  209. #endif
  210. }
  211. static struct host1x_bo *
  212. host1x_bo_lookup(struct drm_file *file, u32 handle)
  213. {
  214. struct drm_gem_object *gem;
  215. struct tegra_bo *bo;
  216. gem = drm_gem_object_lookup(file, handle);
  217. if (!gem)
  218. return NULL;
  219. drm_gem_object_unreference_unlocked(gem);
  220. bo = to_tegra_bo(gem);
  221. return &bo->base;
  222. }
  223. static int host1x_reloc_copy_from_user(struct host1x_reloc *dest,
  224. struct drm_tegra_reloc __user *src,
  225. struct drm_device *drm,
  226. struct drm_file *file)
  227. {
  228. u32 cmdbuf, target;
  229. int err;
  230. err = get_user(cmdbuf, &src->cmdbuf.handle);
  231. if (err < 0)
  232. return err;
  233. err = get_user(dest->cmdbuf.offset, &src->cmdbuf.offset);
  234. if (err < 0)
  235. return err;
  236. err = get_user(target, &src->target.handle);
  237. if (err < 0)
  238. return err;
  239. err = get_user(dest->target.offset, &src->target.offset);
  240. if (err < 0)
  241. return err;
  242. err = get_user(dest->shift, &src->shift);
  243. if (err < 0)
  244. return err;
  245. dest->cmdbuf.bo = host1x_bo_lookup(file, cmdbuf);
  246. if (!dest->cmdbuf.bo)
  247. return -ENOENT;
  248. dest->target.bo = host1x_bo_lookup(file, target);
  249. if (!dest->target.bo)
  250. return -ENOENT;
  251. return 0;
  252. }
  253. int tegra_drm_submit(struct tegra_drm_context *context,
  254. struct drm_tegra_submit *args, struct drm_device *drm,
  255. struct drm_file *file)
  256. {
  257. unsigned int num_cmdbufs = args->num_cmdbufs;
  258. unsigned int num_relocs = args->num_relocs;
  259. unsigned int num_waitchks = args->num_waitchks;
  260. struct drm_tegra_cmdbuf __user *cmdbufs =
  261. (void __user *)(uintptr_t)args->cmdbufs;
  262. struct drm_tegra_reloc __user *relocs =
  263. (void __user *)(uintptr_t)args->relocs;
  264. struct drm_tegra_waitchk __user *waitchks =
  265. (void __user *)(uintptr_t)args->waitchks;
  266. struct drm_tegra_syncpt syncpt;
  267. struct host1x_job *job;
  268. int err;
  269. /* We don't yet support other than one syncpt_incr struct per submit */
  270. if (args->num_syncpts != 1)
  271. return -EINVAL;
  272. job = host1x_job_alloc(context->channel, args->num_cmdbufs,
  273. args->num_relocs, args->num_waitchks);
  274. if (!job)
  275. return -ENOMEM;
  276. job->num_relocs = args->num_relocs;
  277. job->num_waitchk = args->num_waitchks;
  278. job->client = (u32)args->context;
  279. job->class = context->client->base.class;
  280. job->serialize = true;
  281. while (num_cmdbufs) {
  282. struct drm_tegra_cmdbuf cmdbuf;
  283. struct host1x_bo *bo;
  284. if (copy_from_user(&cmdbuf, cmdbufs, sizeof(cmdbuf))) {
  285. err = -EFAULT;
  286. goto fail;
  287. }
  288. bo = host1x_bo_lookup(file, cmdbuf.handle);
  289. if (!bo) {
  290. err = -ENOENT;
  291. goto fail;
  292. }
  293. host1x_job_add_gather(job, bo, cmdbuf.words, cmdbuf.offset);
  294. num_cmdbufs--;
  295. cmdbufs++;
  296. }
  297. /* copy and resolve relocations from submit */
  298. while (num_relocs--) {
  299. err = host1x_reloc_copy_from_user(&job->relocarray[num_relocs],
  300. &relocs[num_relocs], drm,
  301. file);
  302. if (err < 0)
  303. goto fail;
  304. }
  305. if (copy_from_user(job->waitchk, waitchks,
  306. sizeof(*waitchks) * num_waitchks)) {
  307. err = -EFAULT;
  308. goto fail;
  309. }
  310. if (copy_from_user(&syncpt, (void __user *)(uintptr_t)args->syncpts,
  311. sizeof(syncpt))) {
  312. err = -EFAULT;
  313. goto fail;
  314. }
  315. job->is_addr_reg = context->client->ops->is_addr_reg;
  316. job->syncpt_incrs = syncpt.incrs;
  317. job->syncpt_id = syncpt.id;
  318. job->timeout = 10000;
  319. if (args->timeout && args->timeout < 10000)
  320. job->timeout = args->timeout;
  321. err = host1x_job_pin(job, context->client->base.dev);
  322. if (err)
  323. goto fail;
  324. err = host1x_job_submit(job);
  325. if (err)
  326. goto fail_submit;
  327. args->fence = job->syncpt_end;
  328. host1x_job_put(job);
  329. return 0;
  330. fail_submit:
  331. host1x_job_unpin(job);
  332. fail:
  333. host1x_job_put(job);
  334. return err;
  335. }
  336. #ifdef CONFIG_DRM_TEGRA_STAGING
  337. static struct tegra_drm_context *tegra_drm_get_context(__u64 context)
  338. {
  339. return (struct tegra_drm_context *)(uintptr_t)context;
  340. }
  341. static bool tegra_drm_file_owns_context(struct tegra_drm_file *file,
  342. struct tegra_drm_context *context)
  343. {
  344. struct tegra_drm_context *ctx;
  345. list_for_each_entry(ctx, &file->contexts, list)
  346. if (ctx == context)
  347. return true;
  348. return false;
  349. }
  350. static int tegra_gem_create(struct drm_device *drm, void *data,
  351. struct drm_file *file)
  352. {
  353. struct drm_tegra_gem_create *args = data;
  354. struct tegra_bo *bo;
  355. bo = tegra_bo_create_with_handle(file, drm, args->size, args->flags,
  356. &args->handle);
  357. if (IS_ERR(bo))
  358. return PTR_ERR(bo);
  359. return 0;
  360. }
  361. static int tegra_gem_mmap(struct drm_device *drm, void *data,
  362. struct drm_file *file)
  363. {
  364. struct drm_tegra_gem_mmap *args = data;
  365. struct drm_gem_object *gem;
  366. struct tegra_bo *bo;
  367. gem = drm_gem_object_lookup(file, args->handle);
  368. if (!gem)
  369. return -EINVAL;
  370. bo = to_tegra_bo(gem);
  371. args->offset = drm_vma_node_offset_addr(&bo->gem.vma_node);
  372. drm_gem_object_unreference_unlocked(gem);
  373. return 0;
  374. }
  375. static int tegra_syncpt_read(struct drm_device *drm, void *data,
  376. struct drm_file *file)
  377. {
  378. struct host1x *host = dev_get_drvdata(drm->dev->parent);
  379. struct drm_tegra_syncpt_read *args = data;
  380. struct host1x_syncpt *sp;
  381. sp = host1x_syncpt_get(host, args->id);
  382. if (!sp)
  383. return -EINVAL;
  384. args->value = host1x_syncpt_read_min(sp);
  385. return 0;
  386. }
  387. static int tegra_syncpt_incr(struct drm_device *drm, void *data,
  388. struct drm_file *file)
  389. {
  390. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  391. struct drm_tegra_syncpt_incr *args = data;
  392. struct host1x_syncpt *sp;
  393. sp = host1x_syncpt_get(host1x, args->id);
  394. if (!sp)
  395. return -EINVAL;
  396. return host1x_syncpt_incr(sp);
  397. }
  398. static int tegra_syncpt_wait(struct drm_device *drm, void *data,
  399. struct drm_file *file)
  400. {
  401. struct host1x *host1x = dev_get_drvdata(drm->dev->parent);
  402. struct drm_tegra_syncpt_wait *args = data;
  403. struct host1x_syncpt *sp;
  404. sp = host1x_syncpt_get(host1x, args->id);
  405. if (!sp)
  406. return -EINVAL;
  407. return host1x_syncpt_wait(sp, args->thresh, args->timeout,
  408. &args->value);
  409. }
  410. static int tegra_open_channel(struct drm_device *drm, void *data,
  411. struct drm_file *file)
  412. {
  413. struct tegra_drm_file *fpriv = file->driver_priv;
  414. struct tegra_drm *tegra = drm->dev_private;
  415. struct drm_tegra_open_channel *args = data;
  416. struct tegra_drm_context *context;
  417. struct tegra_drm_client *client;
  418. int err = -ENODEV;
  419. context = kzalloc(sizeof(*context), GFP_KERNEL);
  420. if (!context)
  421. return -ENOMEM;
  422. list_for_each_entry(client, &tegra->clients, list)
  423. if (client->base.class == args->client) {
  424. err = client->ops->open_channel(client, context);
  425. if (err)
  426. break;
  427. list_add(&context->list, &fpriv->contexts);
  428. args->context = (uintptr_t)context;
  429. context->client = client;
  430. return 0;
  431. }
  432. kfree(context);
  433. return err;
  434. }
  435. static int tegra_close_channel(struct drm_device *drm, void *data,
  436. struct drm_file *file)
  437. {
  438. struct tegra_drm_file *fpriv = file->driver_priv;
  439. struct drm_tegra_close_channel *args = data;
  440. struct tegra_drm_context *context;
  441. context = tegra_drm_get_context(args->context);
  442. if (!tegra_drm_file_owns_context(fpriv, context))
  443. return -EINVAL;
  444. list_del(&context->list);
  445. tegra_drm_context_free(context);
  446. return 0;
  447. }
  448. static int tegra_get_syncpt(struct drm_device *drm, void *data,
  449. struct drm_file *file)
  450. {
  451. struct tegra_drm_file *fpriv = file->driver_priv;
  452. struct drm_tegra_get_syncpt *args = data;
  453. struct tegra_drm_context *context;
  454. struct host1x_syncpt *syncpt;
  455. context = tegra_drm_get_context(args->context);
  456. if (!tegra_drm_file_owns_context(fpriv, context))
  457. return -ENODEV;
  458. if (args->index >= context->client->base.num_syncpts)
  459. return -EINVAL;
  460. syncpt = context->client->base.syncpts[args->index];
  461. args->id = host1x_syncpt_id(syncpt);
  462. return 0;
  463. }
  464. static int tegra_submit(struct drm_device *drm, void *data,
  465. struct drm_file *file)
  466. {
  467. struct tegra_drm_file *fpriv = file->driver_priv;
  468. struct drm_tegra_submit *args = data;
  469. struct tegra_drm_context *context;
  470. context = tegra_drm_get_context(args->context);
  471. if (!tegra_drm_file_owns_context(fpriv, context))
  472. return -ENODEV;
  473. return context->client->ops->submit(context, args, drm, file);
  474. }
  475. static int tegra_get_syncpt_base(struct drm_device *drm, void *data,
  476. struct drm_file *file)
  477. {
  478. struct tegra_drm_file *fpriv = file->driver_priv;
  479. struct drm_tegra_get_syncpt_base *args = data;
  480. struct tegra_drm_context *context;
  481. struct host1x_syncpt_base *base;
  482. struct host1x_syncpt *syncpt;
  483. context = tegra_drm_get_context(args->context);
  484. if (!tegra_drm_file_owns_context(fpriv, context))
  485. return -ENODEV;
  486. if (args->syncpt >= context->client->base.num_syncpts)
  487. return -EINVAL;
  488. syncpt = context->client->base.syncpts[args->syncpt];
  489. base = host1x_syncpt_get_base(syncpt);
  490. if (!base)
  491. return -ENXIO;
  492. args->id = host1x_syncpt_base_id(base);
  493. return 0;
  494. }
  495. static int tegra_gem_set_tiling(struct drm_device *drm, void *data,
  496. struct drm_file *file)
  497. {
  498. struct drm_tegra_gem_set_tiling *args = data;
  499. enum tegra_bo_tiling_mode mode;
  500. struct drm_gem_object *gem;
  501. unsigned long value = 0;
  502. struct tegra_bo *bo;
  503. switch (args->mode) {
  504. case DRM_TEGRA_GEM_TILING_MODE_PITCH:
  505. mode = TEGRA_BO_TILING_MODE_PITCH;
  506. if (args->value != 0)
  507. return -EINVAL;
  508. break;
  509. case DRM_TEGRA_GEM_TILING_MODE_TILED:
  510. mode = TEGRA_BO_TILING_MODE_TILED;
  511. if (args->value != 0)
  512. return -EINVAL;
  513. break;
  514. case DRM_TEGRA_GEM_TILING_MODE_BLOCK:
  515. mode = TEGRA_BO_TILING_MODE_BLOCK;
  516. if (args->value > 5)
  517. return -EINVAL;
  518. value = args->value;
  519. break;
  520. default:
  521. return -EINVAL;
  522. }
  523. gem = drm_gem_object_lookup(file, args->handle);
  524. if (!gem)
  525. return -ENOENT;
  526. bo = to_tegra_bo(gem);
  527. bo->tiling.mode = mode;
  528. bo->tiling.value = value;
  529. drm_gem_object_unreference_unlocked(gem);
  530. return 0;
  531. }
  532. static int tegra_gem_get_tiling(struct drm_device *drm, void *data,
  533. struct drm_file *file)
  534. {
  535. struct drm_tegra_gem_get_tiling *args = data;
  536. struct drm_gem_object *gem;
  537. struct tegra_bo *bo;
  538. int err = 0;
  539. gem = drm_gem_object_lookup(file, args->handle);
  540. if (!gem)
  541. return -ENOENT;
  542. bo = to_tegra_bo(gem);
  543. switch (bo->tiling.mode) {
  544. case TEGRA_BO_TILING_MODE_PITCH:
  545. args->mode = DRM_TEGRA_GEM_TILING_MODE_PITCH;
  546. args->value = 0;
  547. break;
  548. case TEGRA_BO_TILING_MODE_TILED:
  549. args->mode = DRM_TEGRA_GEM_TILING_MODE_TILED;
  550. args->value = 0;
  551. break;
  552. case TEGRA_BO_TILING_MODE_BLOCK:
  553. args->mode = DRM_TEGRA_GEM_TILING_MODE_BLOCK;
  554. args->value = bo->tiling.value;
  555. break;
  556. default:
  557. err = -EINVAL;
  558. break;
  559. }
  560. drm_gem_object_unreference_unlocked(gem);
  561. return err;
  562. }
  563. static int tegra_gem_set_flags(struct drm_device *drm, void *data,
  564. struct drm_file *file)
  565. {
  566. struct drm_tegra_gem_set_flags *args = data;
  567. struct drm_gem_object *gem;
  568. struct tegra_bo *bo;
  569. if (args->flags & ~DRM_TEGRA_GEM_FLAGS)
  570. return -EINVAL;
  571. gem = drm_gem_object_lookup(file, args->handle);
  572. if (!gem)
  573. return -ENOENT;
  574. bo = to_tegra_bo(gem);
  575. bo->flags = 0;
  576. if (args->flags & DRM_TEGRA_GEM_BOTTOM_UP)
  577. bo->flags |= TEGRA_BO_BOTTOM_UP;
  578. drm_gem_object_unreference_unlocked(gem);
  579. return 0;
  580. }
  581. static int tegra_gem_get_flags(struct drm_device *drm, void *data,
  582. struct drm_file *file)
  583. {
  584. struct drm_tegra_gem_get_flags *args = data;
  585. struct drm_gem_object *gem;
  586. struct tegra_bo *bo;
  587. gem = drm_gem_object_lookup(file, args->handle);
  588. if (!gem)
  589. return -ENOENT;
  590. bo = to_tegra_bo(gem);
  591. args->flags = 0;
  592. if (bo->flags & TEGRA_BO_BOTTOM_UP)
  593. args->flags |= DRM_TEGRA_GEM_BOTTOM_UP;
  594. drm_gem_object_unreference_unlocked(gem);
  595. return 0;
  596. }
  597. #endif
  598. static const struct drm_ioctl_desc tegra_drm_ioctls[] = {
  599. #ifdef CONFIG_DRM_TEGRA_STAGING
  600. DRM_IOCTL_DEF_DRV(TEGRA_GEM_CREATE, tegra_gem_create, 0),
  601. DRM_IOCTL_DEF_DRV(TEGRA_GEM_MMAP, tegra_gem_mmap, 0),
  602. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_READ, tegra_syncpt_read, 0),
  603. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_INCR, tegra_syncpt_incr, 0),
  604. DRM_IOCTL_DEF_DRV(TEGRA_SYNCPT_WAIT, tegra_syncpt_wait, 0),
  605. DRM_IOCTL_DEF_DRV(TEGRA_OPEN_CHANNEL, tegra_open_channel, 0),
  606. DRM_IOCTL_DEF_DRV(TEGRA_CLOSE_CHANNEL, tegra_close_channel, 0),
  607. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT, tegra_get_syncpt, 0),
  608. DRM_IOCTL_DEF_DRV(TEGRA_SUBMIT, tegra_submit, 0),
  609. DRM_IOCTL_DEF_DRV(TEGRA_GET_SYNCPT_BASE, tegra_get_syncpt_base, 0),
  610. DRM_IOCTL_DEF_DRV(TEGRA_GEM_SET_TILING, tegra_gem_set_tiling, 0),
  611. DRM_IOCTL_DEF_DRV(TEGRA_GEM_GET_TILING, tegra_gem_get_tiling, 0),
  612. DRM_IOCTL_DEF_DRV(TEGRA_GEM_SET_FLAGS, tegra_gem_set_flags, 0),
  613. DRM_IOCTL_DEF_DRV(TEGRA_GEM_GET_FLAGS, tegra_gem_get_flags, 0),
  614. #endif
  615. };
  616. static const struct file_operations tegra_drm_fops = {
  617. .owner = THIS_MODULE,
  618. .open = drm_open,
  619. .release = drm_release,
  620. .unlocked_ioctl = drm_ioctl,
  621. .mmap = tegra_drm_mmap,
  622. .poll = drm_poll,
  623. .read = drm_read,
  624. .compat_ioctl = drm_compat_ioctl,
  625. .llseek = noop_llseek,
  626. };
  627. static u32 tegra_drm_get_vblank_counter(struct drm_device *drm,
  628. unsigned int pipe)
  629. {
  630. struct drm_crtc *crtc = drm_crtc_from_index(drm, pipe);
  631. struct tegra_dc *dc = to_tegra_dc(crtc);
  632. if (!crtc)
  633. return 0;
  634. return tegra_dc_get_vblank_counter(dc);
  635. }
  636. static int tegra_drm_enable_vblank(struct drm_device *drm, unsigned int pipe)
  637. {
  638. struct drm_crtc *crtc = drm_crtc_from_index(drm, pipe);
  639. struct tegra_dc *dc = to_tegra_dc(crtc);
  640. if (!crtc)
  641. return -ENODEV;
  642. tegra_dc_enable_vblank(dc);
  643. return 0;
  644. }
  645. static void tegra_drm_disable_vblank(struct drm_device *drm, unsigned int pipe)
  646. {
  647. struct drm_crtc *crtc = drm_crtc_from_index(drm, pipe);
  648. struct tegra_dc *dc = to_tegra_dc(crtc);
  649. if (crtc)
  650. tegra_dc_disable_vblank(dc);
  651. }
  652. static void tegra_drm_preclose(struct drm_device *drm, struct drm_file *file)
  653. {
  654. struct tegra_drm_file *fpriv = file->driver_priv;
  655. struct tegra_drm_context *context, *tmp;
  656. list_for_each_entry_safe(context, tmp, &fpriv->contexts, list)
  657. tegra_drm_context_free(context);
  658. kfree(fpriv);
  659. }
  660. #ifdef CONFIG_DEBUG_FS
  661. static int tegra_debugfs_framebuffers(struct seq_file *s, void *data)
  662. {
  663. struct drm_info_node *node = (struct drm_info_node *)s->private;
  664. struct drm_device *drm = node->minor->dev;
  665. struct drm_framebuffer *fb;
  666. mutex_lock(&drm->mode_config.fb_lock);
  667. list_for_each_entry(fb, &drm->mode_config.fb_list, head) {
  668. seq_printf(s, "%3d: user size: %d x %d, depth %d, %d bpp, refcount %d\n",
  669. fb->base.id, fb->width, fb->height,
  670. fb->format->depth,
  671. fb->format->cpp[0] * 8,
  672. drm_framebuffer_read_refcount(fb));
  673. }
  674. mutex_unlock(&drm->mode_config.fb_lock);
  675. return 0;
  676. }
  677. static int tegra_debugfs_iova(struct seq_file *s, void *data)
  678. {
  679. struct drm_info_node *node = (struct drm_info_node *)s->private;
  680. struct drm_device *drm = node->minor->dev;
  681. struct tegra_drm *tegra = drm->dev_private;
  682. struct drm_printer p = drm_seq_file_printer(s);
  683. drm_mm_print(&tegra->mm, &p);
  684. return 0;
  685. }
  686. static struct drm_info_list tegra_debugfs_list[] = {
  687. { "framebuffers", tegra_debugfs_framebuffers, 0 },
  688. { "iova", tegra_debugfs_iova, 0 },
  689. };
  690. static int tegra_debugfs_init(struct drm_minor *minor)
  691. {
  692. return drm_debugfs_create_files(tegra_debugfs_list,
  693. ARRAY_SIZE(tegra_debugfs_list),
  694. minor->debugfs_root, minor);
  695. }
  696. #endif
  697. static struct drm_driver tegra_drm_driver = {
  698. .driver_features = DRIVER_MODESET | DRIVER_GEM | DRIVER_PRIME |
  699. DRIVER_ATOMIC,
  700. .load = tegra_drm_load,
  701. .unload = tegra_drm_unload,
  702. .open = tegra_drm_open,
  703. .preclose = tegra_drm_preclose,
  704. .lastclose = tegra_drm_lastclose,
  705. .get_vblank_counter = tegra_drm_get_vblank_counter,
  706. .enable_vblank = tegra_drm_enable_vblank,
  707. .disable_vblank = tegra_drm_disable_vblank,
  708. #if defined(CONFIG_DEBUG_FS)
  709. .debugfs_init = tegra_debugfs_init,
  710. #endif
  711. .gem_free_object_unlocked = tegra_bo_free_object,
  712. .gem_vm_ops = &tegra_bo_vm_ops,
  713. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  714. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  715. .gem_prime_export = tegra_gem_prime_export,
  716. .gem_prime_import = tegra_gem_prime_import,
  717. .dumb_create = tegra_bo_dumb_create,
  718. .dumb_map_offset = tegra_bo_dumb_map_offset,
  719. .dumb_destroy = drm_gem_dumb_destroy,
  720. .ioctls = tegra_drm_ioctls,
  721. .num_ioctls = ARRAY_SIZE(tegra_drm_ioctls),
  722. .fops = &tegra_drm_fops,
  723. .name = DRIVER_NAME,
  724. .desc = DRIVER_DESC,
  725. .date = DRIVER_DATE,
  726. .major = DRIVER_MAJOR,
  727. .minor = DRIVER_MINOR,
  728. .patchlevel = DRIVER_PATCHLEVEL,
  729. };
  730. int tegra_drm_register_client(struct tegra_drm *tegra,
  731. struct tegra_drm_client *client)
  732. {
  733. mutex_lock(&tegra->clients_lock);
  734. list_add_tail(&client->list, &tegra->clients);
  735. mutex_unlock(&tegra->clients_lock);
  736. return 0;
  737. }
  738. int tegra_drm_unregister_client(struct tegra_drm *tegra,
  739. struct tegra_drm_client *client)
  740. {
  741. mutex_lock(&tegra->clients_lock);
  742. list_del_init(&client->list);
  743. mutex_unlock(&tegra->clients_lock);
  744. return 0;
  745. }
  746. static int host1x_drm_probe(struct host1x_device *dev)
  747. {
  748. struct drm_driver *driver = &tegra_drm_driver;
  749. struct drm_device *drm;
  750. int err;
  751. drm = drm_dev_alloc(driver, &dev->dev);
  752. if (IS_ERR(drm))
  753. return PTR_ERR(drm);
  754. dev_set_drvdata(&dev->dev, drm);
  755. err = drm_dev_register(drm, 0);
  756. if (err < 0)
  757. goto unref;
  758. return 0;
  759. unref:
  760. drm_dev_unref(drm);
  761. return err;
  762. }
  763. static int host1x_drm_remove(struct host1x_device *dev)
  764. {
  765. struct drm_device *drm = dev_get_drvdata(&dev->dev);
  766. drm_dev_unregister(drm);
  767. drm_dev_unref(drm);
  768. return 0;
  769. }
  770. #ifdef CONFIG_PM_SLEEP
  771. static int host1x_drm_suspend(struct device *dev)
  772. {
  773. struct drm_device *drm = dev_get_drvdata(dev);
  774. struct tegra_drm *tegra = drm->dev_private;
  775. drm_kms_helper_poll_disable(drm);
  776. tegra_drm_fb_suspend(drm);
  777. tegra->state = drm_atomic_helper_suspend(drm);
  778. if (IS_ERR(tegra->state)) {
  779. tegra_drm_fb_resume(drm);
  780. drm_kms_helper_poll_enable(drm);
  781. return PTR_ERR(tegra->state);
  782. }
  783. return 0;
  784. }
  785. static int host1x_drm_resume(struct device *dev)
  786. {
  787. struct drm_device *drm = dev_get_drvdata(dev);
  788. struct tegra_drm *tegra = drm->dev_private;
  789. drm_atomic_helper_resume(drm, tegra->state);
  790. tegra_drm_fb_resume(drm);
  791. drm_kms_helper_poll_enable(drm);
  792. return 0;
  793. }
  794. #endif
  795. static SIMPLE_DEV_PM_OPS(host1x_drm_pm_ops, host1x_drm_suspend,
  796. host1x_drm_resume);
  797. static const struct of_device_id host1x_drm_subdevs[] = {
  798. { .compatible = "nvidia,tegra20-dc", },
  799. { .compatible = "nvidia,tegra20-hdmi", },
  800. { .compatible = "nvidia,tegra20-gr2d", },
  801. { .compatible = "nvidia,tegra20-gr3d", },
  802. { .compatible = "nvidia,tegra30-dc", },
  803. { .compatible = "nvidia,tegra30-hdmi", },
  804. { .compatible = "nvidia,tegra30-gr2d", },
  805. { .compatible = "nvidia,tegra30-gr3d", },
  806. { .compatible = "nvidia,tegra114-dsi", },
  807. { .compatible = "nvidia,tegra114-hdmi", },
  808. { .compatible = "nvidia,tegra114-gr3d", },
  809. { .compatible = "nvidia,tegra124-dc", },
  810. { .compatible = "nvidia,tegra124-sor", },
  811. { .compatible = "nvidia,tegra124-hdmi", },
  812. { .compatible = "nvidia,tegra124-dsi", },
  813. { .compatible = "nvidia,tegra132-dsi", },
  814. { .compatible = "nvidia,tegra210-dc", },
  815. { .compatible = "nvidia,tegra210-dsi", },
  816. { .compatible = "nvidia,tegra210-sor", },
  817. { .compatible = "nvidia,tegra210-sor1", },
  818. { /* sentinel */ }
  819. };
  820. static struct host1x_driver host1x_drm_driver = {
  821. .driver = {
  822. .name = "drm",
  823. .pm = &host1x_drm_pm_ops,
  824. },
  825. .probe = host1x_drm_probe,
  826. .remove = host1x_drm_remove,
  827. .subdevs = host1x_drm_subdevs,
  828. };
  829. static struct platform_driver * const drivers[] = {
  830. &tegra_dc_driver,
  831. &tegra_hdmi_driver,
  832. &tegra_dsi_driver,
  833. &tegra_dpaux_driver,
  834. &tegra_sor_driver,
  835. &tegra_gr2d_driver,
  836. &tegra_gr3d_driver,
  837. };
  838. static int __init host1x_drm_init(void)
  839. {
  840. int err;
  841. err = host1x_driver_register(&host1x_drm_driver);
  842. if (err < 0)
  843. return err;
  844. err = platform_register_drivers(drivers, ARRAY_SIZE(drivers));
  845. if (err < 0)
  846. goto unregister_host1x;
  847. return 0;
  848. unregister_host1x:
  849. host1x_driver_unregister(&host1x_drm_driver);
  850. return err;
  851. }
  852. module_init(host1x_drm_init);
  853. static void __exit host1x_drm_exit(void)
  854. {
  855. platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
  856. host1x_driver_unregister(&host1x_drm_driver);
  857. }
  858. module_exit(host1x_drm_exit);
  859. MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
  860. MODULE_DESCRIPTION("NVIDIA Tegra DRM driver");
  861. MODULE_LICENSE("GPL v2");