cdn-dp-core.c 29 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262
  1. /*
  2. * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
  3. * Author: Chris Zhong <zyw@rock-chips.com>
  4. *
  5. * This software is licensed under the terms of the GNU General Public
  6. * License version 2, as published by the Free Software Foundation, and
  7. * may be copied, distributed, and modified under those terms.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #include <drm/drmP.h>
  15. #include <drm/drm_atomic_helper.h>
  16. #include <drm/drm_crtc_helper.h>
  17. #include <drm/drm_dp_helper.h>
  18. #include <drm/drm_edid.h>
  19. #include <drm/drm_of.h>
  20. #include <linux/clk.h>
  21. #include <linux/component.h>
  22. #include <linux/extcon.h>
  23. #include <linux/firmware.h>
  24. #include <linux/regmap.h>
  25. #include <linux/reset.h>
  26. #include <linux/mfd/syscon.h>
  27. #include <linux/phy/phy.h>
  28. #include <sound/hdmi-codec.h>
  29. #include "cdn-dp-core.h"
  30. #include "cdn-dp-reg.h"
  31. #include "rockchip_drm_vop.h"
  32. #define connector_to_dp(c) \
  33. container_of(c, struct cdn_dp_device, connector)
  34. #define encoder_to_dp(c) \
  35. container_of(c, struct cdn_dp_device, encoder)
  36. #define GRF_SOC_CON9 0x6224
  37. #define DP_SEL_VOP_LIT BIT(12)
  38. #define GRF_SOC_CON26 0x6268
  39. #define UPHY_SEL_BIT 3
  40. #define UPHY_SEL_MASK BIT(19)
  41. #define DPTX_HPD_SEL (3 << 12)
  42. #define DPTX_HPD_DEL (2 << 12)
  43. #define DPTX_HPD_SEL_MASK (3 << 28)
  44. #define CDN_FW_TIMEOUT_MS (64 * 1000)
  45. #define CDN_DPCD_TIMEOUT_MS 5000
  46. #define CDN_DP_FIRMWARE "rockchip/dptx.bin"
  47. struct cdn_dp_data {
  48. u8 max_phy;
  49. };
  50. struct cdn_dp_data rk3399_cdn_dp = {
  51. .max_phy = 2,
  52. };
  53. static const struct of_device_id cdn_dp_dt_ids[] = {
  54. { .compatible = "rockchip,rk3399-cdn-dp",
  55. .data = (void *)&rk3399_cdn_dp },
  56. {}
  57. };
  58. MODULE_DEVICE_TABLE(of, cdn_dp_dt_ids);
  59. static int cdn_dp_grf_write(struct cdn_dp_device *dp,
  60. unsigned int reg, unsigned int val)
  61. {
  62. int ret;
  63. ret = clk_prepare_enable(dp->grf_clk);
  64. if (ret) {
  65. DRM_DEV_ERROR(dp->dev, "Failed to prepare_enable grf clock\n");
  66. return ret;
  67. }
  68. ret = regmap_write(dp->grf, reg, val);
  69. if (ret) {
  70. DRM_DEV_ERROR(dp->dev, "Could not write to GRF: %d\n", ret);
  71. return ret;
  72. }
  73. clk_disable_unprepare(dp->grf_clk);
  74. return 0;
  75. }
  76. static int cdn_dp_clk_enable(struct cdn_dp_device *dp)
  77. {
  78. int ret;
  79. u32 rate;
  80. ret = clk_prepare_enable(dp->pclk);
  81. if (ret < 0) {
  82. DRM_DEV_ERROR(dp->dev, "cannot enable dp pclk %d\n", ret);
  83. goto err_pclk;
  84. }
  85. ret = clk_prepare_enable(dp->core_clk);
  86. if (ret < 0) {
  87. DRM_DEV_ERROR(dp->dev, "cannot enable core_clk %d\n", ret);
  88. goto err_core_clk;
  89. }
  90. ret = pm_runtime_get_sync(dp->dev);
  91. if (ret < 0) {
  92. DRM_DEV_ERROR(dp->dev, "cannot get pm runtime %d\n", ret);
  93. goto err_pm_runtime_get;
  94. }
  95. reset_control_assert(dp->core_rst);
  96. reset_control_assert(dp->dptx_rst);
  97. reset_control_assert(dp->apb_rst);
  98. reset_control_deassert(dp->core_rst);
  99. reset_control_deassert(dp->dptx_rst);
  100. reset_control_deassert(dp->apb_rst);
  101. rate = clk_get_rate(dp->core_clk);
  102. if (!rate) {
  103. DRM_DEV_ERROR(dp->dev, "get clk rate failed: %d\n", rate);
  104. goto err_set_rate;
  105. }
  106. cdn_dp_set_fw_clk(dp, rate);
  107. cdn_dp_clock_reset(dp);
  108. return 0;
  109. err_set_rate:
  110. pm_runtime_put(dp->dev);
  111. err_pm_runtime_get:
  112. clk_disable_unprepare(dp->core_clk);
  113. err_core_clk:
  114. clk_disable_unprepare(dp->pclk);
  115. err_pclk:
  116. return ret;
  117. }
  118. static void cdn_dp_clk_disable(struct cdn_dp_device *dp)
  119. {
  120. pm_runtime_put_sync(dp->dev);
  121. clk_disable_unprepare(dp->pclk);
  122. clk_disable_unprepare(dp->core_clk);
  123. }
  124. static int cdn_dp_get_port_lanes(struct cdn_dp_port *port)
  125. {
  126. struct extcon_dev *edev = port->extcon;
  127. union extcon_property_value property;
  128. int dptx;
  129. u8 lanes;
  130. dptx = extcon_get_state(edev, EXTCON_DISP_DP);
  131. if (dptx > 0) {
  132. extcon_get_property(edev, EXTCON_DISP_DP,
  133. EXTCON_PROP_USB_SS, &property);
  134. if (property.intval)
  135. lanes = 2;
  136. else
  137. lanes = 4;
  138. } else {
  139. lanes = 0;
  140. }
  141. return lanes;
  142. }
  143. static int cdn_dp_get_sink_count(struct cdn_dp_device *dp, u8 *sink_count)
  144. {
  145. int ret;
  146. u8 value;
  147. *sink_count = 0;
  148. ret = cdn_dp_dpcd_read(dp, DP_SINK_COUNT, &value, 1);
  149. if (ret)
  150. return ret;
  151. *sink_count = DP_GET_SINK_COUNT(value);
  152. return 0;
  153. }
  154. static struct cdn_dp_port *cdn_dp_connected_port(struct cdn_dp_device *dp)
  155. {
  156. struct cdn_dp_port *port;
  157. int i, lanes;
  158. for (i = 0; i < dp->ports; i++) {
  159. port = dp->port[i];
  160. lanes = cdn_dp_get_port_lanes(port);
  161. if (lanes)
  162. return port;
  163. }
  164. return NULL;
  165. }
  166. static bool cdn_dp_check_sink_connection(struct cdn_dp_device *dp)
  167. {
  168. unsigned long timeout = jiffies + msecs_to_jiffies(CDN_DPCD_TIMEOUT_MS);
  169. struct cdn_dp_port *port;
  170. u8 sink_count = 0;
  171. if (dp->active_port < 0 || dp->active_port >= dp->ports) {
  172. DRM_DEV_ERROR(dp->dev, "active_port is wrong!\n");
  173. return false;
  174. }
  175. port = dp->port[dp->active_port];
  176. /*
  177. * Attempt to read sink count, retry in case the sink may not be ready.
  178. *
  179. * Sinks are *supposed* to come up within 1ms from an off state, but
  180. * some docks need more time to power up.
  181. */
  182. while (time_before(jiffies, timeout)) {
  183. if (!extcon_get_state(port->extcon, EXTCON_DISP_DP))
  184. return false;
  185. if (!cdn_dp_get_sink_count(dp, &sink_count))
  186. return sink_count ? true : false;
  187. usleep_range(5000, 10000);
  188. }
  189. DRM_DEV_ERROR(dp->dev, "Get sink capability timed out\n");
  190. return false;
  191. }
  192. static enum drm_connector_status
  193. cdn_dp_connector_detect(struct drm_connector *connector, bool force)
  194. {
  195. struct cdn_dp_device *dp = connector_to_dp(connector);
  196. enum drm_connector_status status = connector_status_disconnected;
  197. mutex_lock(&dp->lock);
  198. if (dp->connected)
  199. status = connector_status_connected;
  200. mutex_unlock(&dp->lock);
  201. return status;
  202. }
  203. static void cdn_dp_connector_destroy(struct drm_connector *connector)
  204. {
  205. drm_connector_unregister(connector);
  206. drm_connector_cleanup(connector);
  207. }
  208. static const struct drm_connector_funcs cdn_dp_atomic_connector_funcs = {
  209. .dpms = drm_atomic_helper_connector_dpms,
  210. .detect = cdn_dp_connector_detect,
  211. .destroy = cdn_dp_connector_destroy,
  212. .fill_modes = drm_helper_probe_single_connector_modes,
  213. .reset = drm_atomic_helper_connector_reset,
  214. .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state,
  215. .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
  216. };
  217. static int cdn_dp_connector_get_modes(struct drm_connector *connector)
  218. {
  219. struct cdn_dp_device *dp = connector_to_dp(connector);
  220. struct edid *edid;
  221. int ret = 0;
  222. mutex_lock(&dp->lock);
  223. edid = dp->edid;
  224. if (edid) {
  225. DRM_DEV_DEBUG_KMS(dp->dev, "got edid: width[%d] x height[%d]\n",
  226. edid->width_cm, edid->height_cm);
  227. dp->sink_has_audio = drm_detect_monitor_audio(edid);
  228. ret = drm_add_edid_modes(connector, edid);
  229. if (ret) {
  230. drm_mode_connector_update_edid_property(connector,
  231. edid);
  232. drm_edid_to_eld(connector, edid);
  233. }
  234. }
  235. mutex_unlock(&dp->lock);
  236. return ret;
  237. }
  238. static struct drm_encoder *
  239. cdn_dp_connector_best_encoder(struct drm_connector *connector)
  240. {
  241. struct cdn_dp_device *dp = connector_to_dp(connector);
  242. return &dp->encoder;
  243. }
  244. static int cdn_dp_connector_mode_valid(struct drm_connector *connector,
  245. struct drm_display_mode *mode)
  246. {
  247. struct cdn_dp_device *dp = connector_to_dp(connector);
  248. struct drm_display_info *display_info = &dp->connector.display_info;
  249. u32 requested, actual, rate, sink_max, source_max = 0;
  250. u8 lanes, bpc;
  251. /* If DP is disconnected, every mode is invalid */
  252. if (!dp->connected)
  253. return MODE_BAD;
  254. switch (display_info->bpc) {
  255. case 10:
  256. bpc = 10;
  257. break;
  258. case 6:
  259. bpc = 6;
  260. break;
  261. default:
  262. bpc = 8;
  263. break;
  264. }
  265. requested = mode->clock * bpc * 3 / 1000;
  266. source_max = dp->lanes;
  267. sink_max = drm_dp_max_lane_count(dp->dpcd);
  268. lanes = min(source_max, sink_max);
  269. source_max = drm_dp_bw_code_to_link_rate(CDN_DP_MAX_LINK_RATE);
  270. sink_max = drm_dp_max_link_rate(dp->dpcd);
  271. rate = min(source_max, sink_max);
  272. actual = rate * lanes / 100;
  273. /* efficiency is about 0.8 */
  274. actual = actual * 8 / 10;
  275. if (requested > actual) {
  276. DRM_DEV_DEBUG_KMS(dp->dev,
  277. "requested=%d, actual=%d, clock=%d\n",
  278. requested, actual, mode->clock);
  279. return MODE_CLOCK_HIGH;
  280. }
  281. return MODE_OK;
  282. }
  283. static struct drm_connector_helper_funcs cdn_dp_connector_helper_funcs = {
  284. .get_modes = cdn_dp_connector_get_modes,
  285. .best_encoder = cdn_dp_connector_best_encoder,
  286. .mode_valid = cdn_dp_connector_mode_valid,
  287. };
  288. static int cdn_dp_firmware_init(struct cdn_dp_device *dp)
  289. {
  290. int ret;
  291. const u32 *iram_data, *dram_data;
  292. const struct firmware *fw = dp->fw;
  293. const struct cdn_firmware_header *hdr;
  294. hdr = (struct cdn_firmware_header *)fw->data;
  295. if (fw->size != le32_to_cpu(hdr->size_bytes)) {
  296. DRM_DEV_ERROR(dp->dev, "firmware is invalid\n");
  297. return -EINVAL;
  298. }
  299. iram_data = (const u32 *)(fw->data + hdr->header_size);
  300. dram_data = (const u32 *)(fw->data + hdr->header_size + hdr->iram_size);
  301. ret = cdn_dp_load_firmware(dp, iram_data, hdr->iram_size,
  302. dram_data, hdr->dram_size);
  303. if (ret)
  304. return ret;
  305. ret = cdn_dp_set_firmware_active(dp, true);
  306. if (ret) {
  307. DRM_DEV_ERROR(dp->dev, "active ucpu failed: %d\n", ret);
  308. return ret;
  309. }
  310. return cdn_dp_event_config(dp);
  311. }
  312. static int cdn_dp_get_sink_capability(struct cdn_dp_device *dp)
  313. {
  314. int ret;
  315. if (!cdn_dp_check_sink_connection(dp))
  316. return -ENODEV;
  317. ret = cdn_dp_dpcd_read(dp, DP_DPCD_REV, dp->dpcd,
  318. DP_RECEIVER_CAP_SIZE);
  319. if (ret) {
  320. DRM_DEV_ERROR(dp->dev, "Failed to get caps %d\n", ret);
  321. return ret;
  322. }
  323. kfree(dp->edid);
  324. dp->edid = drm_do_get_edid(&dp->connector,
  325. cdn_dp_get_edid_block, dp);
  326. return 0;
  327. }
  328. static int cdn_dp_enable_phy(struct cdn_dp_device *dp, struct cdn_dp_port *port)
  329. {
  330. union extcon_property_value property;
  331. int ret;
  332. ret = cdn_dp_grf_write(dp, GRF_SOC_CON26,
  333. (port->id << UPHY_SEL_BIT) | UPHY_SEL_MASK);
  334. if (ret)
  335. return ret;
  336. if (!port->phy_enabled) {
  337. ret = phy_power_on(port->phy);
  338. if (ret) {
  339. DRM_DEV_ERROR(dp->dev, "phy power on failed: %d\n",
  340. ret);
  341. goto err_phy;
  342. }
  343. port->phy_enabled = true;
  344. }
  345. ret = cdn_dp_grf_write(dp, GRF_SOC_CON26,
  346. DPTX_HPD_SEL_MASK | DPTX_HPD_SEL);
  347. if (ret) {
  348. DRM_DEV_ERROR(dp->dev, "Failed to write HPD_SEL %d\n", ret);
  349. goto err_power_on;
  350. }
  351. ret = cdn_dp_get_hpd_status(dp);
  352. if (ret <= 0) {
  353. if (!ret)
  354. DRM_DEV_ERROR(dp->dev, "hpd does not exist\n");
  355. goto err_power_on;
  356. }
  357. ret = extcon_get_property(port->extcon, EXTCON_DISP_DP,
  358. EXTCON_PROP_USB_TYPEC_POLARITY, &property);
  359. if (ret) {
  360. DRM_DEV_ERROR(dp->dev, "get property failed\n");
  361. goto err_power_on;
  362. }
  363. port->lanes = cdn_dp_get_port_lanes(port);
  364. ret = cdn_dp_set_host_cap(dp, port->lanes, property.intval);
  365. if (ret) {
  366. DRM_DEV_ERROR(dp->dev, "set host capabilities failed: %d\n",
  367. ret);
  368. goto err_power_on;
  369. }
  370. dp->active_port = port->id;
  371. return 0;
  372. err_power_on:
  373. if (phy_power_off(port->phy))
  374. DRM_DEV_ERROR(dp->dev, "phy power off failed: %d", ret);
  375. else
  376. port->phy_enabled = false;
  377. err_phy:
  378. cdn_dp_grf_write(dp, GRF_SOC_CON26,
  379. DPTX_HPD_SEL_MASK | DPTX_HPD_DEL);
  380. return ret;
  381. }
  382. static int cdn_dp_disable_phy(struct cdn_dp_device *dp,
  383. struct cdn_dp_port *port)
  384. {
  385. int ret;
  386. if (port->phy_enabled) {
  387. ret = phy_power_off(port->phy);
  388. if (ret) {
  389. DRM_DEV_ERROR(dp->dev, "phy power off failed: %d", ret);
  390. return ret;
  391. }
  392. }
  393. port->phy_enabled = false;
  394. port->lanes = 0;
  395. dp->active_port = -1;
  396. return 0;
  397. }
  398. static int cdn_dp_disable(struct cdn_dp_device *dp)
  399. {
  400. int ret, i;
  401. if (!dp->active)
  402. return 0;
  403. for (i = 0; i < dp->ports; i++)
  404. cdn_dp_disable_phy(dp, dp->port[i]);
  405. ret = cdn_dp_grf_write(dp, GRF_SOC_CON26,
  406. DPTX_HPD_SEL_MASK | DPTX_HPD_DEL);
  407. if (ret) {
  408. DRM_DEV_ERROR(dp->dev, "Failed to clear hpd sel %d\n",
  409. ret);
  410. return ret;
  411. }
  412. cdn_dp_set_firmware_active(dp, false);
  413. cdn_dp_clk_disable(dp);
  414. dp->active = false;
  415. dp->link.rate = 0;
  416. dp->link.num_lanes = 0;
  417. if (!dp->connected) {
  418. kfree(dp->edid);
  419. dp->edid = NULL;
  420. }
  421. return 0;
  422. }
  423. static int cdn_dp_enable(struct cdn_dp_device *dp)
  424. {
  425. int ret, i, lanes;
  426. struct cdn_dp_port *port;
  427. port = cdn_dp_connected_port(dp);
  428. if (!port) {
  429. DRM_DEV_ERROR(dp->dev,
  430. "Can't enable without connection\n");
  431. return -ENODEV;
  432. }
  433. if (dp->active)
  434. return 0;
  435. ret = cdn_dp_clk_enable(dp);
  436. if (ret)
  437. return ret;
  438. ret = cdn_dp_firmware_init(dp);
  439. if (ret) {
  440. DRM_DEV_ERROR(dp->dev, "firmware init failed: %d", ret);
  441. goto err_clk_disable;
  442. }
  443. /* only enable the port that connected with downstream device */
  444. for (i = port->id; i < dp->ports; i++) {
  445. port = dp->port[i];
  446. lanes = cdn_dp_get_port_lanes(port);
  447. if (lanes) {
  448. ret = cdn_dp_enable_phy(dp, port);
  449. if (ret)
  450. continue;
  451. ret = cdn_dp_get_sink_capability(dp);
  452. if (ret) {
  453. cdn_dp_disable_phy(dp, port);
  454. } else {
  455. dp->active = true;
  456. dp->lanes = port->lanes;
  457. return 0;
  458. }
  459. }
  460. }
  461. err_clk_disable:
  462. cdn_dp_clk_disable(dp);
  463. return ret;
  464. }
  465. static void cdn_dp_encoder_mode_set(struct drm_encoder *encoder,
  466. struct drm_display_mode *mode,
  467. struct drm_display_mode *adjusted)
  468. {
  469. struct cdn_dp_device *dp = encoder_to_dp(encoder);
  470. struct drm_display_info *display_info = &dp->connector.display_info;
  471. struct video_info *video = &dp->video_info;
  472. switch (display_info->bpc) {
  473. case 10:
  474. video->color_depth = 10;
  475. break;
  476. case 6:
  477. video->color_depth = 6;
  478. break;
  479. default:
  480. video->color_depth = 8;
  481. break;
  482. }
  483. video->color_fmt = PXL_RGB;
  484. video->v_sync_polarity = !!(mode->flags & DRM_MODE_FLAG_NVSYNC);
  485. video->h_sync_polarity = !!(mode->flags & DRM_MODE_FLAG_NHSYNC);
  486. memcpy(&dp->mode, adjusted, sizeof(*mode));
  487. }
  488. static bool cdn_dp_check_link_status(struct cdn_dp_device *dp)
  489. {
  490. u8 link_status[DP_LINK_STATUS_SIZE];
  491. struct cdn_dp_port *port = cdn_dp_connected_port(dp);
  492. u8 sink_lanes = drm_dp_max_lane_count(dp->dpcd);
  493. if (!port || !dp->link.rate || !dp->link.num_lanes)
  494. return false;
  495. if (cdn_dp_dpcd_read(dp, DP_LANE0_1_STATUS, link_status,
  496. DP_LINK_STATUS_SIZE)) {
  497. DRM_ERROR("Failed to get link status\n");
  498. return false;
  499. }
  500. /* if link training is requested we should perform it always */
  501. return drm_dp_channel_eq_ok(link_status, min(port->lanes, sink_lanes));
  502. }
  503. static void cdn_dp_encoder_enable(struct drm_encoder *encoder)
  504. {
  505. struct cdn_dp_device *dp = encoder_to_dp(encoder);
  506. int ret, val;
  507. struct rockchip_crtc_state *state;
  508. ret = drm_of_encoder_active_endpoint_id(dp->dev->of_node, encoder);
  509. if (ret < 0) {
  510. DRM_DEV_ERROR(dp->dev, "Could not get vop id, %d", ret);
  511. return;
  512. }
  513. DRM_DEV_DEBUG_KMS(dp->dev, "vop %s output to cdn-dp\n",
  514. (ret) ? "LIT" : "BIG");
  515. state = to_rockchip_crtc_state(encoder->crtc->state);
  516. if (ret) {
  517. val = DP_SEL_VOP_LIT | (DP_SEL_VOP_LIT << 16);
  518. state->output_mode = ROCKCHIP_OUT_MODE_P888;
  519. } else {
  520. val = DP_SEL_VOP_LIT << 16;
  521. state->output_mode = ROCKCHIP_OUT_MODE_AAAA;
  522. }
  523. ret = cdn_dp_grf_write(dp, GRF_SOC_CON9, val);
  524. if (ret)
  525. return;
  526. mutex_lock(&dp->lock);
  527. ret = cdn_dp_enable(dp);
  528. if (ret) {
  529. DRM_DEV_ERROR(dp->dev, "Failed to enable encoder %d\n",
  530. ret);
  531. goto out;
  532. }
  533. if (!cdn_dp_check_link_status(dp)) {
  534. ret = cdn_dp_train_link(dp);
  535. if (ret) {
  536. DRM_DEV_ERROR(dp->dev, "Failed link train %d\n", ret);
  537. goto out;
  538. }
  539. }
  540. ret = cdn_dp_set_video_status(dp, CONTROL_VIDEO_IDLE);
  541. if (ret) {
  542. DRM_DEV_ERROR(dp->dev, "Failed to idle video %d\n", ret);
  543. goto out;
  544. }
  545. ret = cdn_dp_config_video(dp);
  546. if (ret) {
  547. DRM_DEV_ERROR(dp->dev, "Failed to config video %d\n", ret);
  548. goto out;
  549. }
  550. ret = cdn_dp_set_video_status(dp, CONTROL_VIDEO_VALID);
  551. if (ret) {
  552. DRM_DEV_ERROR(dp->dev, "Failed to valid video %d\n", ret);
  553. goto out;
  554. }
  555. out:
  556. mutex_unlock(&dp->lock);
  557. }
  558. static void cdn_dp_encoder_disable(struct drm_encoder *encoder)
  559. {
  560. struct cdn_dp_device *dp = encoder_to_dp(encoder);
  561. int ret;
  562. mutex_lock(&dp->lock);
  563. if (dp->active) {
  564. ret = cdn_dp_disable(dp);
  565. if (ret) {
  566. DRM_DEV_ERROR(dp->dev, "Failed to disable encoder %d\n",
  567. ret);
  568. }
  569. }
  570. mutex_unlock(&dp->lock);
  571. /*
  572. * In the following 2 cases, we need to run the event_work to re-enable
  573. * the DP:
  574. * 1. If there is not just one port device is connected, and remove one
  575. * device from a port, the DP will be disabled here, at this case,
  576. * run the event_work to re-open DP for the other port.
  577. * 2. If re-training or re-config failed, the DP will be disabled here.
  578. * run the event_work to re-connect it.
  579. */
  580. if (!dp->connected && cdn_dp_connected_port(dp))
  581. schedule_work(&dp->event_work);
  582. }
  583. static int cdn_dp_encoder_atomic_check(struct drm_encoder *encoder,
  584. struct drm_crtc_state *crtc_state,
  585. struct drm_connector_state *conn_state)
  586. {
  587. struct rockchip_crtc_state *s = to_rockchip_crtc_state(crtc_state);
  588. s->output_mode = ROCKCHIP_OUT_MODE_AAAA;
  589. s->output_type = DRM_MODE_CONNECTOR_DisplayPort;
  590. return 0;
  591. }
  592. static const struct drm_encoder_helper_funcs cdn_dp_encoder_helper_funcs = {
  593. .mode_set = cdn_dp_encoder_mode_set,
  594. .enable = cdn_dp_encoder_enable,
  595. .disable = cdn_dp_encoder_disable,
  596. .atomic_check = cdn_dp_encoder_atomic_check,
  597. };
  598. static const struct drm_encoder_funcs cdn_dp_encoder_funcs = {
  599. .destroy = drm_encoder_cleanup,
  600. };
  601. static int cdn_dp_parse_dt(struct cdn_dp_device *dp)
  602. {
  603. struct device *dev = dp->dev;
  604. struct device_node *np = dev->of_node;
  605. struct platform_device *pdev = to_platform_device(dev);
  606. struct resource *res;
  607. dp->grf = syscon_regmap_lookup_by_phandle(np, "rockchip,grf");
  608. if (IS_ERR(dp->grf)) {
  609. DRM_DEV_ERROR(dev, "cdn-dp needs rockchip,grf property\n");
  610. return PTR_ERR(dp->grf);
  611. }
  612. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  613. dp->regs = devm_ioremap_resource(dev, res);
  614. if (IS_ERR(dp->regs)) {
  615. DRM_DEV_ERROR(dev, "ioremap reg failed\n");
  616. return PTR_ERR(dp->regs);
  617. }
  618. dp->core_clk = devm_clk_get(dev, "core-clk");
  619. if (IS_ERR(dp->core_clk)) {
  620. DRM_DEV_ERROR(dev, "cannot get core_clk_dp\n");
  621. return PTR_ERR(dp->core_clk);
  622. }
  623. dp->pclk = devm_clk_get(dev, "pclk");
  624. if (IS_ERR(dp->pclk)) {
  625. DRM_DEV_ERROR(dev, "cannot get pclk\n");
  626. return PTR_ERR(dp->pclk);
  627. }
  628. dp->spdif_clk = devm_clk_get(dev, "spdif");
  629. if (IS_ERR(dp->spdif_clk)) {
  630. DRM_DEV_ERROR(dev, "cannot get spdif_clk\n");
  631. return PTR_ERR(dp->spdif_clk);
  632. }
  633. dp->grf_clk = devm_clk_get(dev, "grf");
  634. if (IS_ERR(dp->grf_clk)) {
  635. DRM_DEV_ERROR(dev, "cannot get grf clk\n");
  636. return PTR_ERR(dp->grf_clk);
  637. }
  638. dp->spdif_rst = devm_reset_control_get(dev, "spdif");
  639. if (IS_ERR(dp->spdif_rst)) {
  640. DRM_DEV_ERROR(dev, "no spdif reset control found\n");
  641. return PTR_ERR(dp->spdif_rst);
  642. }
  643. dp->dptx_rst = devm_reset_control_get(dev, "dptx");
  644. if (IS_ERR(dp->dptx_rst)) {
  645. DRM_DEV_ERROR(dev, "no uphy reset control found\n");
  646. return PTR_ERR(dp->dptx_rst);
  647. }
  648. dp->core_rst = devm_reset_control_get(dev, "core");
  649. if (IS_ERR(dp->core_rst)) {
  650. DRM_DEV_ERROR(dev, "no core reset control found\n");
  651. return PTR_ERR(dp->core_rst);
  652. }
  653. dp->apb_rst = devm_reset_control_get(dev, "apb");
  654. if (IS_ERR(dp->apb_rst)) {
  655. DRM_DEV_ERROR(dev, "no apb reset control found\n");
  656. return PTR_ERR(dp->apb_rst);
  657. }
  658. return 0;
  659. }
  660. static int cdn_dp_audio_hw_params(struct device *dev, void *data,
  661. struct hdmi_codec_daifmt *daifmt,
  662. struct hdmi_codec_params *params)
  663. {
  664. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  665. struct audio_info audio = {
  666. .sample_width = params->sample_width,
  667. .sample_rate = params->sample_rate,
  668. .channels = params->channels,
  669. };
  670. int ret;
  671. mutex_lock(&dp->lock);
  672. if (!dp->active) {
  673. ret = -ENODEV;
  674. goto out;
  675. }
  676. switch (daifmt->fmt) {
  677. case HDMI_I2S:
  678. audio.format = AFMT_I2S;
  679. break;
  680. case HDMI_SPDIF:
  681. audio.format = AFMT_SPDIF;
  682. break;
  683. default:
  684. DRM_DEV_ERROR(dev, "Invalid format %d\n", daifmt->fmt);
  685. ret = -EINVAL;
  686. goto out;
  687. }
  688. ret = cdn_dp_audio_config(dp, &audio);
  689. if (!ret)
  690. dp->audio_info = audio;
  691. out:
  692. mutex_unlock(&dp->lock);
  693. return ret;
  694. }
  695. static void cdn_dp_audio_shutdown(struct device *dev, void *data)
  696. {
  697. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  698. int ret;
  699. mutex_lock(&dp->lock);
  700. if (!dp->active)
  701. goto out;
  702. ret = cdn_dp_audio_stop(dp, &dp->audio_info);
  703. if (!ret)
  704. dp->audio_info.format = AFMT_UNUSED;
  705. out:
  706. mutex_unlock(&dp->lock);
  707. }
  708. static int cdn_dp_audio_digital_mute(struct device *dev, void *data,
  709. bool enable)
  710. {
  711. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  712. int ret;
  713. mutex_lock(&dp->lock);
  714. if (!dp->active) {
  715. ret = -ENODEV;
  716. goto out;
  717. }
  718. ret = cdn_dp_audio_mute(dp, enable);
  719. out:
  720. mutex_unlock(&dp->lock);
  721. return ret;
  722. }
  723. static int cdn_dp_audio_get_eld(struct device *dev, void *data,
  724. u8 *buf, size_t len)
  725. {
  726. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  727. memcpy(buf, dp->connector.eld, min(sizeof(dp->connector.eld), len));
  728. return 0;
  729. }
  730. static const struct hdmi_codec_ops audio_codec_ops = {
  731. .hw_params = cdn_dp_audio_hw_params,
  732. .audio_shutdown = cdn_dp_audio_shutdown,
  733. .digital_mute = cdn_dp_audio_digital_mute,
  734. .get_eld = cdn_dp_audio_get_eld,
  735. };
  736. static int cdn_dp_audio_codec_init(struct cdn_dp_device *dp,
  737. struct device *dev)
  738. {
  739. struct hdmi_codec_pdata codec_data = {
  740. .i2s = 1,
  741. .spdif = 1,
  742. .ops = &audio_codec_ops,
  743. .max_i2s_channels = 8,
  744. };
  745. dp->audio_pdev = platform_device_register_data(
  746. dev, HDMI_CODEC_DRV_NAME, PLATFORM_DEVID_AUTO,
  747. &codec_data, sizeof(codec_data));
  748. return PTR_ERR_OR_ZERO(dp->audio_pdev);
  749. }
  750. static int cdn_dp_request_firmware(struct cdn_dp_device *dp)
  751. {
  752. int ret;
  753. unsigned long timeout = jiffies + msecs_to_jiffies(CDN_FW_TIMEOUT_MS);
  754. unsigned long sleep = 1000;
  755. WARN_ON(!mutex_is_locked(&dp->lock));
  756. if (dp->fw_loaded)
  757. return 0;
  758. /* Drop the lock before getting the firmware to avoid blocking boot */
  759. mutex_unlock(&dp->lock);
  760. while (time_before(jiffies, timeout)) {
  761. ret = request_firmware(&dp->fw, CDN_DP_FIRMWARE, dp->dev);
  762. if (ret == -ENOENT) {
  763. msleep(sleep);
  764. sleep *= 2;
  765. continue;
  766. } else if (ret) {
  767. DRM_DEV_ERROR(dp->dev,
  768. "failed to request firmware: %d\n", ret);
  769. goto out;
  770. }
  771. dp->fw_loaded = true;
  772. ret = 0;
  773. goto out;
  774. }
  775. DRM_DEV_ERROR(dp->dev, "Timed out trying to load firmware\n");
  776. ret = -ETIMEDOUT;
  777. out:
  778. mutex_lock(&dp->lock);
  779. return ret;
  780. }
  781. static void cdn_dp_pd_event_work(struct work_struct *work)
  782. {
  783. struct cdn_dp_device *dp = container_of(work, struct cdn_dp_device,
  784. event_work);
  785. struct drm_connector *connector = &dp->connector;
  786. enum drm_connector_status old_status;
  787. int ret;
  788. mutex_lock(&dp->lock);
  789. if (dp->suspended)
  790. goto out;
  791. ret = cdn_dp_request_firmware(dp);
  792. if (ret)
  793. goto out;
  794. dp->connected = true;
  795. /* Not connected, notify userspace to disable the block */
  796. if (!cdn_dp_connected_port(dp)) {
  797. DRM_DEV_INFO(dp->dev, "Not connected. Disabling cdn\n");
  798. dp->connected = false;
  799. /* Connected but not enabled, enable the block */
  800. } else if (!dp->active) {
  801. DRM_DEV_INFO(dp->dev, "Connected, not enabled. Enabling cdn\n");
  802. ret = cdn_dp_enable(dp);
  803. if (ret) {
  804. DRM_DEV_ERROR(dp->dev, "Enable dp failed %d\n", ret);
  805. dp->connected = false;
  806. }
  807. /* Enabled and connected to a dongle without a sink, notify userspace */
  808. } else if (!cdn_dp_check_sink_connection(dp)) {
  809. DRM_DEV_INFO(dp->dev, "Connected without sink. Assert hpd\n");
  810. dp->connected = false;
  811. /* Enabled and connected with a sink, re-train if requested */
  812. } else if (!cdn_dp_check_link_status(dp)) {
  813. unsigned int rate = dp->link.rate;
  814. unsigned int lanes = dp->link.num_lanes;
  815. struct drm_display_mode *mode = &dp->mode;
  816. DRM_DEV_INFO(dp->dev, "Connected with sink. Re-train link\n");
  817. ret = cdn_dp_train_link(dp);
  818. if (ret) {
  819. dp->connected = false;
  820. DRM_DEV_ERROR(dp->dev, "Train link failed %d\n", ret);
  821. goto out;
  822. }
  823. /* If training result is changed, update the video config */
  824. if (mode->clock &&
  825. (rate != dp->link.rate || lanes != dp->link.num_lanes)) {
  826. ret = cdn_dp_config_video(dp);
  827. if (ret) {
  828. dp->connected = false;
  829. DRM_DEV_ERROR(dp->dev,
  830. "Failed to config video %d\n",
  831. ret);
  832. }
  833. }
  834. }
  835. out:
  836. mutex_unlock(&dp->lock);
  837. old_status = connector->status;
  838. connector->status = connector->funcs->detect(connector, false);
  839. if (old_status != connector->status)
  840. drm_kms_helper_hotplug_event(dp->drm_dev);
  841. }
  842. static int cdn_dp_pd_event(struct notifier_block *nb,
  843. unsigned long event, void *priv)
  844. {
  845. struct cdn_dp_port *port = container_of(nb, struct cdn_dp_port,
  846. event_nb);
  847. struct cdn_dp_device *dp = port->dp;
  848. /*
  849. * It would be nice to be able to just do the work inline right here.
  850. * However, we need to make a bunch of calls that might sleep in order
  851. * to turn on the block/phy, so use a worker instead.
  852. */
  853. schedule_work(&dp->event_work);
  854. return NOTIFY_DONE;
  855. }
  856. static int cdn_dp_bind(struct device *dev, struct device *master, void *data)
  857. {
  858. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  859. struct drm_encoder *encoder;
  860. struct drm_connector *connector;
  861. struct cdn_dp_port *port;
  862. struct drm_device *drm_dev = data;
  863. int ret, i;
  864. ret = cdn_dp_parse_dt(dp);
  865. if (ret < 0)
  866. return ret;
  867. dp->drm_dev = drm_dev;
  868. dp->connected = false;
  869. dp->active = false;
  870. dp->active_port = -1;
  871. INIT_WORK(&dp->event_work, cdn_dp_pd_event_work);
  872. encoder = &dp->encoder;
  873. encoder->possible_crtcs = drm_of_find_possible_crtcs(drm_dev,
  874. dev->of_node);
  875. DRM_DEBUG_KMS("possible_crtcs = 0x%x\n", encoder->possible_crtcs);
  876. ret = drm_encoder_init(drm_dev, encoder, &cdn_dp_encoder_funcs,
  877. DRM_MODE_ENCODER_TMDS, NULL);
  878. if (ret) {
  879. DRM_ERROR("failed to initialize encoder with drm\n");
  880. return ret;
  881. }
  882. drm_encoder_helper_add(encoder, &cdn_dp_encoder_helper_funcs);
  883. connector = &dp->connector;
  884. connector->polled = DRM_CONNECTOR_POLL_HPD;
  885. connector->dpms = DRM_MODE_DPMS_OFF;
  886. ret = drm_connector_init(drm_dev, connector,
  887. &cdn_dp_atomic_connector_funcs,
  888. DRM_MODE_CONNECTOR_DisplayPort);
  889. if (ret) {
  890. DRM_ERROR("failed to initialize connector with drm\n");
  891. goto err_free_encoder;
  892. }
  893. drm_connector_helper_add(connector, &cdn_dp_connector_helper_funcs);
  894. ret = drm_mode_connector_attach_encoder(connector, encoder);
  895. if (ret) {
  896. DRM_ERROR("failed to attach connector and encoder\n");
  897. goto err_free_connector;
  898. }
  899. cdn_dp_audio_codec_init(dp, dev);
  900. for (i = 0; i < dp->ports; i++) {
  901. port = dp->port[i];
  902. port->event_nb.notifier_call = cdn_dp_pd_event;
  903. ret = devm_extcon_register_notifier(dp->dev, port->extcon,
  904. EXTCON_DISP_DP,
  905. &port->event_nb);
  906. if (ret) {
  907. DRM_DEV_ERROR(dev,
  908. "register EXTCON_DISP_DP notifier err\n");
  909. goto err_free_connector;
  910. }
  911. }
  912. pm_runtime_enable(dev);
  913. schedule_work(&dp->event_work);
  914. return 0;
  915. err_free_connector:
  916. drm_connector_cleanup(connector);
  917. err_free_encoder:
  918. drm_encoder_cleanup(encoder);
  919. return ret;
  920. }
  921. static void cdn_dp_unbind(struct device *dev, struct device *master, void *data)
  922. {
  923. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  924. struct drm_encoder *encoder = &dp->encoder;
  925. struct drm_connector *connector = &dp->connector;
  926. cancel_work_sync(&dp->event_work);
  927. platform_device_unregister(dp->audio_pdev);
  928. cdn_dp_encoder_disable(encoder);
  929. encoder->funcs->destroy(encoder);
  930. connector->funcs->destroy(connector);
  931. pm_runtime_disable(dev);
  932. release_firmware(dp->fw);
  933. kfree(dp->edid);
  934. dp->edid = NULL;
  935. }
  936. static const struct component_ops cdn_dp_component_ops = {
  937. .bind = cdn_dp_bind,
  938. .unbind = cdn_dp_unbind,
  939. };
  940. int cdn_dp_suspend(struct device *dev)
  941. {
  942. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  943. int ret = 0;
  944. mutex_lock(&dp->lock);
  945. if (dp->active)
  946. ret = cdn_dp_disable(dp);
  947. dp->suspended = true;
  948. mutex_unlock(&dp->lock);
  949. return ret;
  950. }
  951. int cdn_dp_resume(struct device *dev)
  952. {
  953. struct cdn_dp_device *dp = dev_get_drvdata(dev);
  954. mutex_lock(&dp->lock);
  955. dp->suspended = false;
  956. if (dp->fw_loaded)
  957. schedule_work(&dp->event_work);
  958. mutex_unlock(&dp->lock);
  959. return 0;
  960. }
  961. static int cdn_dp_probe(struct platform_device *pdev)
  962. {
  963. struct device *dev = &pdev->dev;
  964. const struct of_device_id *match;
  965. struct cdn_dp_data *dp_data;
  966. struct cdn_dp_port *port;
  967. struct cdn_dp_device *dp;
  968. struct extcon_dev *extcon;
  969. struct phy *phy;
  970. int i;
  971. dp = devm_kzalloc(dev, sizeof(*dp), GFP_KERNEL);
  972. if (!dp)
  973. return -ENOMEM;
  974. dp->dev = dev;
  975. match = of_match_node(cdn_dp_dt_ids, pdev->dev.of_node);
  976. dp_data = (struct cdn_dp_data *)match->data;
  977. for (i = 0; i < dp_data->max_phy; i++) {
  978. extcon = extcon_get_edev_by_phandle(dev, i);
  979. phy = devm_of_phy_get_by_index(dev, dev->of_node, i);
  980. if (PTR_ERR(extcon) == -EPROBE_DEFER ||
  981. PTR_ERR(phy) == -EPROBE_DEFER)
  982. return -EPROBE_DEFER;
  983. if (IS_ERR(extcon) || IS_ERR(phy))
  984. continue;
  985. port = devm_kzalloc(dev, sizeof(*port), GFP_KERNEL);
  986. if (!dp)
  987. return -ENOMEM;
  988. port->extcon = extcon;
  989. port->phy = phy;
  990. port->dp = dp;
  991. port->id = i;
  992. dp->port[dp->ports++] = port;
  993. }
  994. if (!dp->ports) {
  995. DRM_DEV_ERROR(dev, "missing extcon or phy\n");
  996. return -EINVAL;
  997. }
  998. mutex_init(&dp->lock);
  999. dev_set_drvdata(dev, dp);
  1000. return component_add(dev, &cdn_dp_component_ops);
  1001. }
  1002. static int cdn_dp_remove(struct platform_device *pdev)
  1003. {
  1004. struct cdn_dp_device *dp = platform_get_drvdata(pdev);
  1005. cdn_dp_suspend(dp->dev);
  1006. component_del(&pdev->dev, &cdn_dp_component_ops);
  1007. return 0;
  1008. }
  1009. static void cdn_dp_shutdown(struct platform_device *pdev)
  1010. {
  1011. struct cdn_dp_device *dp = platform_get_drvdata(pdev);
  1012. cdn_dp_suspend(dp->dev);
  1013. }
  1014. static const struct dev_pm_ops cdn_dp_pm_ops = {
  1015. SET_SYSTEM_SLEEP_PM_OPS(cdn_dp_suspend,
  1016. cdn_dp_resume)
  1017. };
  1018. static struct platform_driver cdn_dp_driver = {
  1019. .probe = cdn_dp_probe,
  1020. .remove = cdn_dp_remove,
  1021. .shutdown = cdn_dp_shutdown,
  1022. .driver = {
  1023. .name = "cdn-dp",
  1024. .owner = THIS_MODULE,
  1025. .of_match_table = of_match_ptr(cdn_dp_dt_ids),
  1026. .pm = &cdn_dp_pm_ops,
  1027. },
  1028. };
  1029. module_platform_driver(cdn_dp_driver);
  1030. MODULE_AUTHOR("Chris Zhong <zyw@rock-chips.com>");
  1031. MODULE_DESCRIPTION("cdn DP Driver");
  1032. MODULE_LICENSE("GPL v2");