Sākums Izpētīt Palīdzība
Pierakstīties
GfA
/
linux_kernel
5
0
Atdalīts 0
Faili Problēmas 0 Izmaiņu pieprasījumi 0 Vikivietne
Koks: c0e681f5b0
Atzari Tagi
linux_kernel
/
drivers
/
gpu
/
drm
/
nouveau
/
include
/
nvif
/
cl5070.h

cl5070.h 2.4 KB
Vēsture Neapstrādāts

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116 
  1. #ifndef __NVIF_CL5070_H__
    2. 

  2. #define __NVIF_CL5070_H__
    3. 

  3. 

  4. #define NV50_DISP_MTHD                                                     0x00
    5. 

  5. 

  6. struct nv50_disp_mthd_v0 {
    7. 

  7. 	__u8  version;
    8. 

  8. #define NV50_DISP_SCANOUTPOS                                               0x00
    9. 

  9. 	__u8  method;
    10. 

  10. 	__u8  head;
    11. 

  11. 	__u8  pad03[5];
    12. 

  12. };
    13. 

  13. 

  14. struct nv50_disp_scanoutpos_v0 {
    15. 

  15. 	__u8  version;
    16. 

  16. 	__u8  pad01[7];
    17. 

  17. 	__s64 time[2];
    18. 

  18. 	__u16 vblanks;
    19. 

  19. 	__u16 vblanke;
    20. 

  20. 	__u16 vtotal;
    21. 

  21. 	__u16 vline;
    22. 

  22. 	__u16 hblanks;
    23. 

  23. 	__u16 hblanke;
    24. 

  24. 	__u16 htotal;
    25. 

  25. 	__u16 hline;
    26. 

  26. };
    27. 

  27. 

  28. struct nv50_disp_mthd_v1 {
    29. 

  29. 	__u8  version;
    30. 

  30. #define NV50_DISP_MTHD_V1_DAC_PWR                                          0x10
    31. 

  31. #define NV50_DISP_MTHD_V1_DAC_LOAD                                         0x11
    32. 

  32. #define NV50_DISP_MTHD_V1_SOR_PWR                                          0x20
    33. 

  33. #define NV50_DISP_MTHD_V1_SOR_HDA_ELD                                      0x21
    34. 

  34. #define NV50_DISP_MTHD_V1_SOR_HDMI_PWR                                     0x22
    35. 

  35. #define NV50_DISP_MTHD_V1_SOR_LVDS_SCRIPT                                  0x23
    36. 

  36. #define NV50_DISP_MTHD_V1_SOR_DP_PWR                                       0x24
    37. 

  37. #define NV50_DISP_MTHD_V1_SOR_DP_MST_LINK                                  0x25
    38. 

  38. #define NV50_DISP_MTHD_V1_SOR_DP_MST_VCPI                                  0x26
    39. 

  39. #define NV50_DISP_MTHD_V1_PIOR_PWR                                         0x30
    40. 

  40. 	__u8  method;
    41. 

  41. 	__u16 hasht;
    42. 

  42. 	__u16 hashm;
    43. 

  43. 	__u8  pad06[2];
    44. 

  44. };
    45. 

  45. 

  46. struct nv50_disp_dac_pwr_v0 {
    47. 

  47. 	__u8  version;
    48. 

  48. 	__u8  state;
    49. 

  49. 	__u8  data;
    50. 

  50. 	__u8  vsync;
    51. 

  51. 	__u8  hsync;
    52. 

  52. 	__u8  pad05[3];
    53. 

  53. };
    54. 

  54. 

  55. struct nv50_disp_dac_load_v0 {
    56. 

  56. 	__u8  version;
    57. 

  57. 	__u8  load;
    58. 

  58. 	__u8  pad02[2];
    59. 

  59. 	__u32 data;
    60. 

  60. };
    61. 

  61. 

  62. struct nv50_disp_sor_pwr_v0 {
    63. 

  63. 	__u8  version;
    64. 

  64. 	__u8  state;
    65. 

  65. 	__u8  pad02[6];
    66. 

  66. };
    67. 

  67. 

  68. struct nv50_disp_sor_hda_eld_v0 {
    69. 

  69. 	__u8  version;
    70. 

  70. 	__u8  pad01[7];
    71. 

  71. 	__u8  data[];
    72. 

  72. };
    73. 

  73. 

  74. struct nv50_disp_sor_hdmi_pwr_v0 {
    75. 

  75. 	__u8  version;
    76. 

  76. 	__u8  state;
    77. 

  77. 	__u8  max_ac_packet;
    78. 

  78. 	__u8  rekey;
    79. 

  79. 	__u8  pad04[4];
    80. 

  80. };
    81. 

  81. 

  82. struct nv50_disp_sor_lvds_script_v0 {
    83. 

  83. 	__u8  version;
    84. 

  84. 	__u8  pad01[1];
    85. 

  85. 	__u16 script;
    86. 

  86. 	__u8  pad04[4];
    87. 

  87. };
    88. 

  88. 

  89. struct nv50_disp_sor_dp_pwr_v0 {
    90. 

  90. 	__u8  version;
    91. 

  91. 	__u8  state;
    92. 

  92. 	__u8  pad02[6];
    93. 

  93. };
    94. 

  94. 

  95. struct nv50_disp_sor_dp_mst_link_v0 {
    96. 

  96. 	__u8  version;
    97. 

  97. 	__u8  state;
    98. 

  98. 	__u8  pad02[6];
    99. 

  99. };
    100. 

  100. 

  101. struct nv50_disp_sor_dp_mst_vcpi_v0 {
    102. 

  102. 	__u8  version;
    103. 

  103. 	__u8  pad01[1];
    104. 

  104. 	__u8  start_slot;
    105. 

  105. 	__u8  num_slots;
    106. 

  106. 	__u16 pbn;
    107. 

  107. 	__u16 aligned_pbn;
    108. 

  108. };
    109. 

  109. 

  110. struct nv50_disp_pior_pwr_v0 {
    111. 

  111. 	__u8  version;
    112. 

  112. 	__u8  state;
    113. 

  113. 	__u8  type;
    114. 

  114. 	__u8  pad03[5];
    115. 

  115. };
    116. 

  116. #endif
    117.