mdp4_dsi_encoder.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190
  1. /*
  2. * Copyright (c) 2015, The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2014, Inforce Computing. All rights reserved.
  4. *
  5. * Author: Vinay Simha <vinaysimha@inforcecomputing.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published by
  9. * the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #include "mdp4_kms.h"
  20. #include "drm_crtc.h"
  21. #include "drm_crtc_helper.h"
  22. struct mdp4_dsi_encoder {
  23. struct drm_encoder base;
  24. struct drm_panel *panel;
  25. bool enabled;
  26. };
  27. #define to_mdp4_dsi_encoder(x) container_of(x, struct mdp4_dsi_encoder, base)
  28. static struct mdp4_kms *get_kms(struct drm_encoder *encoder)
  29. {
  30. struct msm_drm_private *priv = encoder->dev->dev_private;
  31. return to_mdp4_kms(to_mdp_kms(priv->kms));
  32. }
  33. static void mdp4_dsi_encoder_destroy(struct drm_encoder *encoder)
  34. {
  35. struct mdp4_dsi_encoder *mdp4_dsi_encoder = to_mdp4_dsi_encoder(encoder);
  36. drm_encoder_cleanup(encoder);
  37. kfree(mdp4_dsi_encoder);
  38. }
  39. static const struct drm_encoder_funcs mdp4_dsi_encoder_funcs = {
  40. .destroy = mdp4_dsi_encoder_destroy,
  41. };
  42. static void mdp4_dsi_encoder_mode_set(struct drm_encoder *encoder,
  43. struct drm_display_mode *mode,
  44. struct drm_display_mode *adjusted_mode)
  45. {
  46. struct mdp4_kms *mdp4_kms = get_kms(encoder);
  47. uint32_t dsi_hsync_skew, vsync_period, vsync_len, ctrl_pol;
  48. uint32_t display_v_start, display_v_end;
  49. uint32_t hsync_start_x, hsync_end_x;
  50. mode = adjusted_mode;
  51. DBG("set mode: %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x",
  52. mode->base.id, mode->name,
  53. mode->vrefresh, mode->clock,
  54. mode->hdisplay, mode->hsync_start,
  55. mode->hsync_end, mode->htotal,
  56. mode->vdisplay, mode->vsync_start,
  57. mode->vsync_end, mode->vtotal,
  58. mode->type, mode->flags);
  59. ctrl_pol = 0;
  60. if (mode->flags & DRM_MODE_FLAG_NHSYNC)
  61. ctrl_pol |= MDP4_DSI_CTRL_POLARITY_HSYNC_LOW;
  62. if (mode->flags & DRM_MODE_FLAG_NVSYNC)
  63. ctrl_pol |= MDP4_DSI_CTRL_POLARITY_VSYNC_LOW;
  64. /* probably need to get DATA_EN polarity from panel.. */
  65. dsi_hsync_skew = 0; /* get this from panel? */
  66. hsync_start_x = (mode->htotal - mode->hsync_start);
  67. hsync_end_x = mode->htotal - (mode->hsync_start - mode->hdisplay) - 1;
  68. vsync_period = mode->vtotal * mode->htotal;
  69. vsync_len = (mode->vsync_end - mode->vsync_start) * mode->htotal;
  70. display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dsi_hsync_skew;
  71. display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dsi_hsync_skew - 1;
  72. mdp4_write(mdp4_kms, REG_MDP4_DSI_HSYNC_CTRL,
  73. MDP4_DSI_HSYNC_CTRL_PULSEW(mode->hsync_end - mode->hsync_start) |
  74. MDP4_DSI_HSYNC_CTRL_PERIOD(mode->htotal));
  75. mdp4_write(mdp4_kms, REG_MDP4_DSI_VSYNC_PERIOD, vsync_period);
  76. mdp4_write(mdp4_kms, REG_MDP4_DSI_VSYNC_LEN, vsync_len);
  77. mdp4_write(mdp4_kms, REG_MDP4_DSI_DISPLAY_HCTRL,
  78. MDP4_DSI_DISPLAY_HCTRL_START(hsync_start_x) |
  79. MDP4_DSI_DISPLAY_HCTRL_END(hsync_end_x));
  80. mdp4_write(mdp4_kms, REG_MDP4_DSI_DISPLAY_VSTART, display_v_start);
  81. mdp4_write(mdp4_kms, REG_MDP4_DSI_DISPLAY_VEND, display_v_end);
  82. mdp4_write(mdp4_kms, REG_MDP4_DSI_CTRL_POLARITY, ctrl_pol);
  83. mdp4_write(mdp4_kms, REG_MDP4_DSI_UNDERFLOW_CLR,
  84. MDP4_DSI_UNDERFLOW_CLR_ENABLE_RECOVERY |
  85. MDP4_DSI_UNDERFLOW_CLR_COLOR(0xff));
  86. mdp4_write(mdp4_kms, REG_MDP4_DSI_ACTIVE_HCTL,
  87. MDP4_DSI_ACTIVE_HCTL_START(0) |
  88. MDP4_DSI_ACTIVE_HCTL_END(0));
  89. mdp4_write(mdp4_kms, REG_MDP4_DSI_HSYNC_SKEW, dsi_hsync_skew);
  90. mdp4_write(mdp4_kms, REG_MDP4_DSI_BORDER_CLR, 0);
  91. mdp4_write(mdp4_kms, REG_MDP4_DSI_ACTIVE_VSTART, 0);
  92. mdp4_write(mdp4_kms, REG_MDP4_DSI_ACTIVE_VEND, 0);
  93. }
  94. static void mdp4_dsi_encoder_disable(struct drm_encoder *encoder)
  95. {
  96. struct mdp4_dsi_encoder *mdp4_dsi_encoder = to_mdp4_dsi_encoder(encoder);
  97. struct mdp4_kms *mdp4_kms = get_kms(encoder);
  98. if (!mdp4_dsi_encoder->enabled)
  99. return;
  100. mdp4_write(mdp4_kms, REG_MDP4_DSI_ENABLE, 0);
  101. /*
  102. * Wait for a vsync so we know the ENABLE=0 latched before
  103. * the (connector) source of the vsync's gets disabled,
  104. * otherwise we end up in a funny state if we re-enable
  105. * before the disable latches, which results that some of
  106. * the settings changes for the new modeset (like new
  107. * scanout buffer) don't latch properly..
  108. */
  109. mdp_irq_wait(&mdp4_kms->base, MDP4_IRQ_PRIMARY_VSYNC);
  110. mdp4_dsi_encoder->enabled = false;
  111. }
  112. static void mdp4_dsi_encoder_enable(struct drm_encoder *encoder)
  113. {
  114. struct mdp4_dsi_encoder *mdp4_dsi_encoder = to_mdp4_dsi_encoder(encoder);
  115. struct mdp4_kms *mdp4_kms = get_kms(encoder);
  116. if (mdp4_dsi_encoder->enabled)
  117. return;
  118. mdp4_crtc_set_config(encoder->crtc,
  119. MDP4_DMA_CONFIG_PACK_ALIGN_MSB |
  120. MDP4_DMA_CONFIG_DEFLKR_EN |
  121. MDP4_DMA_CONFIG_DITHER_EN |
  122. MDP4_DMA_CONFIG_R_BPC(BPC8) |
  123. MDP4_DMA_CONFIG_G_BPC(BPC8) |
  124. MDP4_DMA_CONFIG_B_BPC(BPC8) |
  125. MDP4_DMA_CONFIG_PACK(0x21));
  126. mdp4_crtc_set_intf(encoder->crtc, INTF_DSI_VIDEO, 0);
  127. mdp4_write(mdp4_kms, REG_MDP4_DSI_ENABLE, 1);
  128. mdp4_dsi_encoder->enabled = true;
  129. }
  130. static const struct drm_encoder_helper_funcs mdp4_dsi_encoder_helper_funcs = {
  131. .mode_set = mdp4_dsi_encoder_mode_set,
  132. .disable = mdp4_dsi_encoder_disable,
  133. .enable = mdp4_dsi_encoder_enable,
  134. };
  135. /* initialize encoder */
  136. struct drm_encoder *mdp4_dsi_encoder_init(struct drm_device *dev)
  137. {
  138. struct drm_encoder *encoder = NULL;
  139. struct mdp4_dsi_encoder *mdp4_dsi_encoder;
  140. int ret;
  141. mdp4_dsi_encoder = kzalloc(sizeof(*mdp4_dsi_encoder), GFP_KERNEL);
  142. if (!mdp4_dsi_encoder) {
  143. ret = -ENOMEM;
  144. goto fail;
  145. }
  146. encoder = &mdp4_dsi_encoder->base;
  147. drm_encoder_init(dev, encoder, &mdp4_dsi_encoder_funcs,
  148. DRM_MODE_ENCODER_DSI, NULL);
  149. drm_encoder_helper_add(encoder, &mdp4_dsi_encoder_helper_funcs);
  150. return encoder;
  151. fail:
  152. if (encoder)
  153. mdp4_dsi_encoder_destroy(encoder);
  154. return ERR_PTR(ret);
  155. }