Laxman Dewangan 527fad1bc5 clk: tegra: initialise parent of uart clocks 12 anni fa
..
Makefile b08e8c0ecc clk: tegra: add clock support for Tegra30 12 anni fa
clk-audio-sync.c 8f8f484bf3 clk: tegra: add Tegra specific clocks 12 anni fa
clk-divider.c 8f8f484bf3 clk: tegra: add Tegra specific clocks 12 anni fa
clk-periph-gate.c 8f8f484bf3 clk: tegra: add Tegra specific clocks 12 anni fa
clk-periph.c 61fd290d21 ARM: tegra: migrate to new clock code 12 anni fa
clk-pll-out.c 8f8f484bf3 clk: tegra: add Tegra specific clocks 12 anni fa
clk-pll.c 8f8f484bf3 clk: tegra: add Tegra specific clocks 12 anni fa
clk-super.c c64c65d494 clk: tegra: Implement locking for super clock 12 anni fa
clk-tegra20.c 527fad1bc5 clk: tegra: initialise parent of uart clocks 12 anni fa
clk-tegra30.c 527fad1bc5 clk: tegra: initialise parent of uart clocks 12 anni fa
clk.c 61fd290d21 ARM: tegra: migrate to new clock code 12 anni fa
clk.h b08e8c0ecc clk: tegra: add clock support for Tegra30 12 anni fa