amdgpu_virt.h 2.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Author: Monk.liu@amd.com
  23. */
  24. #ifndef AMDGPU_VIRT_H
  25. #define AMDGPU_VIRT_H
  26. #define AMDGPU_SRIOV_CAPS_SRIOV_VBIOS (1 << 0) /* vBIOS is sr-iov ready */
  27. #define AMDGPU_SRIOV_CAPS_ENABLE_IOV (1 << 1) /* sr-iov is enabled on this GPU */
  28. #define AMDGPU_SRIOV_CAPS_IS_VF (1 << 2) /* this GPU is a virtual function */
  29. #define AMDGPU_PASSTHROUGH_MODE (1 << 3) /* thw whole GPU is pass through for VM */
  30. #define AMDGPU_SRIOV_CAPS_RUNTIME (1 << 4) /* is out of full access mode */
  31. /* GPU virtualization */
  32. struct amdgpu_virt {
  33. uint32_t caps;
  34. struct amdgpu_bo *csa_obj;
  35. uint64_t csa_vmid0_addr;
  36. uint32_t reg_val_offs;
  37. struct mutex lock;
  38. };
  39. #define AMDGPU_CSA_SIZE (8 * 1024)
  40. #define AMDGPU_CSA_VADDR (AMDGPU_VA_RESERVED_SIZE - AMDGPU_CSA_SIZE)
  41. #define amdgpu_sriov_enabled(adev) \
  42. ((adev)->virt.caps & AMDGPU_SRIOV_CAPS_ENABLE_IOV)
  43. #define amdgpu_sriov_vf(adev) \
  44. ((adev)->virt.caps & AMDGPU_SRIOV_CAPS_IS_VF)
  45. #define amdgpu_sriov_bios(adev) \
  46. ((adev)->virt.caps & AMDGPU_SRIOV_CAPS_SRIOV_VBIOS)
  47. #define amdgpu_sriov_runtime(adev) \
  48. ((adev)->virt.caps & AMDGPU_SRIOV_CAPS_RUNTIME)
  49. #define amdgpu_passthrough(adev) \
  50. ((adev)->virt.caps & AMDGPU_PASSTHROUGH_MODE)
  51. static inline bool is_virtual_machine(void)
  52. {
  53. #ifdef CONFIG_X86
  54. return boot_cpu_has(X86_FEATURE_HYPERVISOR);
  55. #else
  56. return false;
  57. #endif
  58. }
  59. struct amdgpu_vm;
  60. int amdgpu_allocate_static_csa(struct amdgpu_device *adev);
  61. int amdgpu_map_static_csa(struct amdgpu_device *adev, struct amdgpu_vm *vm);
  62. void amdgpu_virt_init_setting(struct amdgpu_device *adev);
  63. uint32_t amdgpu_virt_kiq_rreg(struct amdgpu_device *adev, uint32_t reg);
  64. void amdgpu_virt_kiq_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v);
  65. #endif