amdgpu_gtt_mgr.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238
  1. /*
  2. * Copyright 2016 Advanced Micro Devices, Inc.
  3. *
  4. * Permission is hereby granted, free of charge, to any person obtaining a
  5. * copy of this software and associated documentation files (the "Software"),
  6. * to deal in the Software without restriction, including without limitation
  7. * the rights to use, copy, modify, merge, publish, distribute, sublicense,
  8. * and/or sell copies of the Software, and to permit persons to whom the
  9. * Software is furnished to do so, subject to the following conditions:
  10. *
  11. * The above copyright notice and this permission notice shall be included in
  12. * all copies or substantial portions of the Software.
  13. *
  14. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  15. * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  16. * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
  17. * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
  18. * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
  19. * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
  20. * OTHER DEALINGS IN THE SOFTWARE.
  21. *
  22. * Authors: Christian König
  23. */
  24. #include <drm/drmP.h>
  25. #include "amdgpu.h"
  26. struct amdgpu_gtt_mgr {
  27. struct drm_mm mm;
  28. spinlock_t lock;
  29. uint64_t available;
  30. };
  31. /**
  32. * amdgpu_gtt_mgr_init - init GTT manager and DRM MM
  33. *
  34. * @man: TTM memory type manager
  35. * @p_size: maximum size of GTT
  36. *
  37. * Allocate and initialize the GTT manager.
  38. */
  39. static int amdgpu_gtt_mgr_init(struct ttm_mem_type_manager *man,
  40. unsigned long p_size)
  41. {
  42. struct amdgpu_gtt_mgr *mgr;
  43. mgr = kzalloc(sizeof(*mgr), GFP_KERNEL);
  44. if (!mgr)
  45. return -ENOMEM;
  46. drm_mm_init(&mgr->mm, 0, p_size);
  47. spin_lock_init(&mgr->lock);
  48. mgr->available = p_size;
  49. man->priv = mgr;
  50. return 0;
  51. }
  52. /**
  53. * amdgpu_gtt_mgr_fini - free and destroy GTT manager
  54. *
  55. * @man: TTM memory type manager
  56. *
  57. * Destroy and free the GTT manager, returns -EBUSY if ranges are still
  58. * allocated inside it.
  59. */
  60. static int amdgpu_gtt_mgr_fini(struct ttm_mem_type_manager *man)
  61. {
  62. struct amdgpu_gtt_mgr *mgr = man->priv;
  63. spin_lock(&mgr->lock);
  64. if (!drm_mm_clean(&mgr->mm)) {
  65. spin_unlock(&mgr->lock);
  66. return -EBUSY;
  67. }
  68. drm_mm_takedown(&mgr->mm);
  69. spin_unlock(&mgr->lock);
  70. kfree(mgr);
  71. man->priv = NULL;
  72. return 0;
  73. }
  74. /**
  75. * amdgpu_gtt_mgr_alloc - allocate new ranges
  76. *
  77. * @man: TTM memory type manager
  78. * @tbo: TTM BO we need this range for
  79. * @place: placement flags and restrictions
  80. * @mem: the resulting mem object
  81. *
  82. * Allocate the address space for a node.
  83. */
  84. int amdgpu_gtt_mgr_alloc(struct ttm_mem_type_manager *man,
  85. struct ttm_buffer_object *tbo,
  86. const struct ttm_place *place,
  87. struct ttm_mem_reg *mem)
  88. {
  89. struct amdgpu_gtt_mgr *mgr = man->priv;
  90. struct drm_mm_node *node = mem->mm_node;
  91. enum drm_mm_search_flags sflags = DRM_MM_SEARCH_BEST;
  92. enum drm_mm_allocator_flags aflags = DRM_MM_CREATE_DEFAULT;
  93. unsigned long fpfn, lpfn;
  94. int r;
  95. if (node->start != AMDGPU_BO_INVALID_OFFSET)
  96. return 0;
  97. if (place)
  98. fpfn = place->fpfn;
  99. else
  100. fpfn = 0;
  101. if (place && place->lpfn)
  102. lpfn = place->lpfn;
  103. else
  104. lpfn = man->size;
  105. if (place && place->flags & TTM_PL_FLAG_TOPDOWN) {
  106. sflags = DRM_MM_SEARCH_BELOW;
  107. aflags = DRM_MM_CREATE_TOP;
  108. }
  109. spin_lock(&mgr->lock);
  110. r = drm_mm_insert_node_in_range_generic(&mgr->mm, node, mem->num_pages,
  111. mem->page_alignment, 0,
  112. fpfn, lpfn, sflags, aflags);
  113. spin_unlock(&mgr->lock);
  114. if (!r) {
  115. mem->start = node->start;
  116. tbo->offset = (tbo->mem.start << PAGE_SHIFT) +
  117. tbo->bdev->man[tbo->mem.mem_type].gpu_offset;
  118. }
  119. return r;
  120. }
  121. /**
  122. * amdgpu_gtt_mgr_new - allocate a new node
  123. *
  124. * @man: TTM memory type manager
  125. * @tbo: TTM BO we need this range for
  126. * @place: placement flags and restrictions
  127. * @mem: the resulting mem object
  128. *
  129. * Dummy, allocate the node but no space for it yet.
  130. */
  131. static int amdgpu_gtt_mgr_new(struct ttm_mem_type_manager *man,
  132. struct ttm_buffer_object *tbo,
  133. const struct ttm_place *place,
  134. struct ttm_mem_reg *mem)
  135. {
  136. struct amdgpu_gtt_mgr *mgr = man->priv;
  137. struct drm_mm_node *node;
  138. int r;
  139. spin_lock(&mgr->lock);
  140. if (mgr->available < mem->num_pages) {
  141. spin_unlock(&mgr->lock);
  142. return 0;
  143. }
  144. mgr->available -= mem->num_pages;
  145. spin_unlock(&mgr->lock);
  146. node = kzalloc(sizeof(*node), GFP_KERNEL);
  147. if (!node)
  148. return -ENOMEM;
  149. node->start = AMDGPU_BO_INVALID_OFFSET;
  150. mem->mm_node = node;
  151. if (place->fpfn || place->lpfn || place->flags & TTM_PL_FLAG_TOPDOWN) {
  152. r = amdgpu_gtt_mgr_alloc(man, tbo, place, mem);
  153. if (unlikely(r)) {
  154. kfree(node);
  155. mem->mm_node = NULL;
  156. }
  157. } else {
  158. mem->start = node->start;
  159. }
  160. return 0;
  161. }
  162. /**
  163. * amdgpu_gtt_mgr_del - free ranges
  164. *
  165. * @man: TTM memory type manager
  166. * @tbo: TTM BO we need this range for
  167. * @place: placement flags and restrictions
  168. * @mem: TTM memory object
  169. *
  170. * Free the allocated GTT again.
  171. */
  172. static void amdgpu_gtt_mgr_del(struct ttm_mem_type_manager *man,
  173. struct ttm_mem_reg *mem)
  174. {
  175. struct amdgpu_gtt_mgr *mgr = man->priv;
  176. struct drm_mm_node *node = mem->mm_node;
  177. if (!node)
  178. return;
  179. spin_lock(&mgr->lock);
  180. if (node->start != AMDGPU_BO_INVALID_OFFSET)
  181. drm_mm_remove_node(node);
  182. mgr->available += mem->num_pages;
  183. spin_unlock(&mgr->lock);
  184. kfree(node);
  185. mem->mm_node = NULL;
  186. }
  187. /**
  188. * amdgpu_gtt_mgr_debug - dump VRAM table
  189. *
  190. * @man: TTM memory type manager
  191. * @prefix: text prefix
  192. *
  193. * Dump the table content using printk.
  194. */
  195. static void amdgpu_gtt_mgr_debug(struct ttm_mem_type_manager *man,
  196. const char *prefix)
  197. {
  198. struct amdgpu_gtt_mgr *mgr = man->priv;
  199. spin_lock(&mgr->lock);
  200. drm_mm_debug_table(&mgr->mm, prefix);
  201. spin_unlock(&mgr->lock);
  202. }
  203. const struct ttm_mem_type_manager_func amdgpu_gtt_mgr_func = {
  204. amdgpu_gtt_mgr_init,
  205. amdgpu_gtt_mgr_fini,
  206. amdgpu_gtt_mgr_new,
  207. amdgpu_gtt_mgr_del,
  208. amdgpu_gtt_mgr_debug
  209. };