usbmisc_imx.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469
  1. /*
  2. * Copyright 2012 Freescale Semiconductor, Inc.
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. #include <linux/module.h>
  12. #include <linux/of_platform.h>
  13. #include <linux/err.h>
  14. #include <linux/io.h>
  15. #include <linux/delay.h>
  16. #include "ci_hdrc_imx.h"
  17. #define MX25_USB_PHY_CTRL_OFFSET 0x08
  18. #define MX25_BM_EXTERNAL_VBUS_DIVIDER BIT(23)
  19. #define MX25_EHCI_INTERFACE_SINGLE_UNI (2 << 0)
  20. #define MX25_EHCI_INTERFACE_DIFF_UNI (0 << 0)
  21. #define MX25_EHCI_INTERFACE_MASK (0xf)
  22. #define MX25_OTG_SIC_SHIFT 29
  23. #define MX25_OTG_SIC_MASK (0x3 << MX25_OTG_SIC_SHIFT)
  24. #define MX25_OTG_PM_BIT BIT(24)
  25. #define MX25_OTG_PP_BIT BIT(11)
  26. #define MX25_OTG_OCPOL_BIT BIT(3)
  27. #define MX25_H1_SIC_SHIFT 21
  28. #define MX25_H1_SIC_MASK (0x3 << MX25_H1_SIC_SHIFT)
  29. #define MX25_H1_PP_BIT BIT(18)
  30. #define MX25_H1_PM_BIT BIT(16)
  31. #define MX25_H1_IPPUE_UP_BIT BIT(7)
  32. #define MX25_H1_IPPUE_DOWN_BIT BIT(6)
  33. #define MX25_H1_TLL_BIT BIT(5)
  34. #define MX25_H1_USBTE_BIT BIT(4)
  35. #define MX25_H1_OCPOL_BIT BIT(2)
  36. #define MX27_H1_PM_BIT BIT(8)
  37. #define MX27_H2_PM_BIT BIT(16)
  38. #define MX27_OTG_PM_BIT BIT(24)
  39. #define MX53_USB_OTG_PHY_CTRL_0_OFFSET 0x08
  40. #define MX53_USB_OTG_PHY_CTRL_1_OFFSET 0x0c
  41. #define MX53_USB_UH2_CTRL_OFFSET 0x14
  42. #define MX53_USB_UH3_CTRL_OFFSET 0x18
  43. #define MX53_BM_OVER_CUR_DIS_H1 BIT(5)
  44. #define MX53_BM_OVER_CUR_DIS_OTG BIT(8)
  45. #define MX53_BM_OVER_CUR_DIS_UHx BIT(30)
  46. #define MX53_USB_PHYCTRL1_PLLDIV_MASK 0x3
  47. #define MX53_USB_PLL_DIV_24_MHZ 0x01
  48. #define MX6_BM_OVER_CUR_DIS BIT(7)
  49. #define MX6_BM_WAKEUP_ENABLE BIT(10)
  50. #define MX6_BM_ID_WAKEUP BIT(16)
  51. #define MX6_BM_VBUS_WAKEUP BIT(17)
  52. #define MX6SX_BM_DPDM_WAKEUP_EN BIT(29)
  53. #define MX6_BM_WAKEUP_INTR BIT(31)
  54. #define MX6_USB_OTG1_PHY_CTRL 0x18
  55. /* For imx6dql, it is host-only controller, for later imx6, it is otg's */
  56. #define MX6_USB_OTG2_PHY_CTRL 0x1c
  57. #define MX6SX_USB_VBUS_WAKEUP_SOURCE(v) (v << 8)
  58. #define MX6SX_USB_VBUS_WAKEUP_SOURCE_VBUS MX6SX_USB_VBUS_WAKEUP_SOURCE(0)
  59. #define MX6SX_USB_VBUS_WAKEUP_SOURCE_AVALID MX6SX_USB_VBUS_WAKEUP_SOURCE(1)
  60. #define MX6SX_USB_VBUS_WAKEUP_SOURCE_BVALID MX6SX_USB_VBUS_WAKEUP_SOURCE(2)
  61. #define MX6SX_USB_VBUS_WAKEUP_SOURCE_SESS_END MX6SX_USB_VBUS_WAKEUP_SOURCE(3)
  62. #define VF610_OVER_CUR_DIS BIT(7)
  63. struct usbmisc_ops {
  64. /* It's called once when probe a usb device */
  65. int (*init)(struct imx_usbmisc_data *data);
  66. /* It's called once after adding a usb device */
  67. int (*post)(struct imx_usbmisc_data *data);
  68. /* It's called when we need to enable/disable usb wakeup */
  69. int (*set_wakeup)(struct imx_usbmisc_data *data, bool enabled);
  70. };
  71. struct imx_usbmisc {
  72. void __iomem *base;
  73. spinlock_t lock;
  74. const struct usbmisc_ops *ops;
  75. };
  76. static int usbmisc_imx25_init(struct imx_usbmisc_data *data)
  77. {
  78. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  79. unsigned long flags;
  80. u32 val = 0;
  81. if (data->index > 1)
  82. return -EINVAL;
  83. spin_lock_irqsave(&usbmisc->lock, flags);
  84. switch (data->index) {
  85. case 0:
  86. val = readl(usbmisc->base);
  87. val &= ~(MX25_OTG_SIC_MASK | MX25_OTG_PP_BIT);
  88. val |= (MX25_EHCI_INTERFACE_DIFF_UNI & MX25_EHCI_INTERFACE_MASK) << MX25_OTG_SIC_SHIFT;
  89. val |= (MX25_OTG_PM_BIT | MX25_OTG_OCPOL_BIT);
  90. writel(val, usbmisc->base);
  91. break;
  92. case 1:
  93. val = readl(usbmisc->base);
  94. val &= ~(MX25_H1_SIC_MASK | MX25_H1_PP_BIT | MX25_H1_IPPUE_UP_BIT);
  95. val |= (MX25_EHCI_INTERFACE_SINGLE_UNI & MX25_EHCI_INTERFACE_MASK) << MX25_H1_SIC_SHIFT;
  96. val |= (MX25_H1_PM_BIT | MX25_H1_OCPOL_BIT | MX25_H1_TLL_BIT |
  97. MX25_H1_USBTE_BIT | MX25_H1_IPPUE_DOWN_BIT);
  98. writel(val, usbmisc->base);
  99. break;
  100. }
  101. spin_unlock_irqrestore(&usbmisc->lock, flags);
  102. return 0;
  103. }
  104. static int usbmisc_imx25_post(struct imx_usbmisc_data *data)
  105. {
  106. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  107. void __iomem *reg;
  108. unsigned long flags;
  109. u32 val;
  110. if (data->index > 2)
  111. return -EINVAL;
  112. if (data->evdo) {
  113. spin_lock_irqsave(&usbmisc->lock, flags);
  114. reg = usbmisc->base + MX25_USB_PHY_CTRL_OFFSET;
  115. val = readl(reg);
  116. writel(val | MX25_BM_EXTERNAL_VBUS_DIVIDER, reg);
  117. spin_unlock_irqrestore(&usbmisc->lock, flags);
  118. usleep_range(5000, 10000); /* needed to stabilize voltage */
  119. }
  120. return 0;
  121. }
  122. static int usbmisc_imx27_init(struct imx_usbmisc_data *data)
  123. {
  124. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  125. unsigned long flags;
  126. u32 val;
  127. switch (data->index) {
  128. case 0:
  129. val = MX27_OTG_PM_BIT;
  130. break;
  131. case 1:
  132. val = MX27_H1_PM_BIT;
  133. break;
  134. case 2:
  135. val = MX27_H2_PM_BIT;
  136. break;
  137. default:
  138. return -EINVAL;
  139. };
  140. spin_lock_irqsave(&usbmisc->lock, flags);
  141. if (data->disable_oc)
  142. val = readl(usbmisc->base) | val;
  143. else
  144. val = readl(usbmisc->base) & ~val;
  145. writel(val, usbmisc->base);
  146. spin_unlock_irqrestore(&usbmisc->lock, flags);
  147. return 0;
  148. }
  149. static int usbmisc_imx53_init(struct imx_usbmisc_data *data)
  150. {
  151. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  152. void __iomem *reg = NULL;
  153. unsigned long flags;
  154. u32 val = 0;
  155. if (data->index > 3)
  156. return -EINVAL;
  157. /* Select a 24 MHz reference clock for the PHY */
  158. val = readl(usbmisc->base + MX53_USB_OTG_PHY_CTRL_1_OFFSET);
  159. val &= ~MX53_USB_PHYCTRL1_PLLDIV_MASK;
  160. val |= MX53_USB_PLL_DIV_24_MHZ;
  161. writel(val, usbmisc->base + MX53_USB_OTG_PHY_CTRL_1_OFFSET);
  162. if (data->disable_oc) {
  163. spin_lock_irqsave(&usbmisc->lock, flags);
  164. switch (data->index) {
  165. case 0:
  166. reg = usbmisc->base + MX53_USB_OTG_PHY_CTRL_0_OFFSET;
  167. val = readl(reg) | MX53_BM_OVER_CUR_DIS_OTG;
  168. break;
  169. case 1:
  170. reg = usbmisc->base + MX53_USB_OTG_PHY_CTRL_0_OFFSET;
  171. val = readl(reg) | MX53_BM_OVER_CUR_DIS_H1;
  172. break;
  173. case 2:
  174. reg = usbmisc->base + MX53_USB_UH2_CTRL_OFFSET;
  175. val = readl(reg) | MX53_BM_OVER_CUR_DIS_UHx;
  176. break;
  177. case 3:
  178. reg = usbmisc->base + MX53_USB_UH3_CTRL_OFFSET;
  179. val = readl(reg) | MX53_BM_OVER_CUR_DIS_UHx;
  180. break;
  181. }
  182. if (reg && val)
  183. writel(val, reg);
  184. spin_unlock_irqrestore(&usbmisc->lock, flags);
  185. }
  186. return 0;
  187. }
  188. static int usbmisc_imx6q_set_wakeup
  189. (struct imx_usbmisc_data *data, bool enabled)
  190. {
  191. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  192. unsigned long flags;
  193. u32 val;
  194. u32 wakeup_setting = (MX6_BM_WAKEUP_ENABLE |
  195. MX6_BM_VBUS_WAKEUP | MX6_BM_ID_WAKEUP);
  196. int ret = 0;
  197. if (data->index > 3)
  198. return -EINVAL;
  199. spin_lock_irqsave(&usbmisc->lock, flags);
  200. val = readl(usbmisc->base + data->index * 4);
  201. if (enabled) {
  202. val |= wakeup_setting;
  203. writel(val, usbmisc->base + data->index * 4);
  204. } else {
  205. if (val & MX6_BM_WAKEUP_INTR)
  206. pr_debug("wakeup int at ci_hdrc.%d\n", data->index);
  207. val &= ~wakeup_setting;
  208. writel(val, usbmisc->base + data->index * 4);
  209. }
  210. spin_unlock_irqrestore(&usbmisc->lock, flags);
  211. return ret;
  212. }
  213. static int usbmisc_imx6q_init(struct imx_usbmisc_data *data)
  214. {
  215. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  216. unsigned long flags;
  217. u32 reg;
  218. if (data->index > 3)
  219. return -EINVAL;
  220. if (data->disable_oc) {
  221. spin_lock_irqsave(&usbmisc->lock, flags);
  222. reg = readl(usbmisc->base + data->index * 4);
  223. writel(reg | MX6_BM_OVER_CUR_DIS,
  224. usbmisc->base + data->index * 4);
  225. spin_unlock_irqrestore(&usbmisc->lock, flags);
  226. }
  227. usbmisc_imx6q_set_wakeup(data, false);
  228. return 0;
  229. }
  230. static int usbmisc_imx6sx_init(struct imx_usbmisc_data *data)
  231. {
  232. void __iomem *reg = NULL;
  233. unsigned long flags;
  234. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  235. u32 val;
  236. usbmisc_imx6q_init(data);
  237. if (data->index == 0 || data->index == 1) {
  238. reg = usbmisc->base + MX6_USB_OTG1_PHY_CTRL + data->index * 4;
  239. spin_lock_irqsave(&usbmisc->lock, flags);
  240. /* Set vbus wakeup source as bvalid */
  241. val = readl(reg);
  242. writel(val | MX6SX_USB_VBUS_WAKEUP_SOURCE_BVALID, reg);
  243. /*
  244. * Disable dp/dm wakeup in device mode when vbus is
  245. * not there.
  246. */
  247. val = readl(usbmisc->base + data->index * 4);
  248. writel(val & ~MX6SX_BM_DPDM_WAKEUP_EN,
  249. usbmisc->base + data->index * 4);
  250. spin_unlock_irqrestore(&usbmisc->lock, flags);
  251. }
  252. return 0;
  253. }
  254. static int usbmisc_vf610_init(struct imx_usbmisc_data *data)
  255. {
  256. struct imx_usbmisc *usbmisc = dev_get_drvdata(data->dev);
  257. u32 reg;
  258. /*
  259. * Vybrid only has one misc register set, but in two different
  260. * areas. These is reflected in two instances of this driver.
  261. */
  262. if (data->index >= 1)
  263. return -EINVAL;
  264. if (data->disable_oc) {
  265. reg = readl(usbmisc->base);
  266. writel(reg | VF610_OVER_CUR_DIS, usbmisc->base);
  267. }
  268. return 0;
  269. }
  270. static const struct usbmisc_ops imx25_usbmisc_ops = {
  271. .init = usbmisc_imx25_init,
  272. .post = usbmisc_imx25_post,
  273. };
  274. static const struct usbmisc_ops imx27_usbmisc_ops = {
  275. .init = usbmisc_imx27_init,
  276. };
  277. static const struct usbmisc_ops imx53_usbmisc_ops = {
  278. .init = usbmisc_imx53_init,
  279. };
  280. static const struct usbmisc_ops imx6q_usbmisc_ops = {
  281. .set_wakeup = usbmisc_imx6q_set_wakeup,
  282. .init = usbmisc_imx6q_init,
  283. };
  284. static const struct usbmisc_ops vf610_usbmisc_ops = {
  285. .init = usbmisc_vf610_init,
  286. };
  287. static const struct usbmisc_ops imx6sx_usbmisc_ops = {
  288. .set_wakeup = usbmisc_imx6q_set_wakeup,
  289. .init = usbmisc_imx6sx_init,
  290. };
  291. int imx_usbmisc_init(struct imx_usbmisc_data *data)
  292. {
  293. struct imx_usbmisc *usbmisc;
  294. if (!data)
  295. return 0;
  296. usbmisc = dev_get_drvdata(data->dev);
  297. if (!usbmisc->ops->init)
  298. return 0;
  299. return usbmisc->ops->init(data);
  300. }
  301. EXPORT_SYMBOL_GPL(imx_usbmisc_init);
  302. int imx_usbmisc_init_post(struct imx_usbmisc_data *data)
  303. {
  304. struct imx_usbmisc *usbmisc;
  305. if (!data)
  306. return 0;
  307. usbmisc = dev_get_drvdata(data->dev);
  308. if (!usbmisc->ops->post)
  309. return 0;
  310. return usbmisc->ops->post(data);
  311. }
  312. EXPORT_SYMBOL_GPL(imx_usbmisc_init_post);
  313. int imx_usbmisc_set_wakeup(struct imx_usbmisc_data *data, bool enabled)
  314. {
  315. struct imx_usbmisc *usbmisc;
  316. if (!data)
  317. return 0;
  318. usbmisc = dev_get_drvdata(data->dev);
  319. if (!usbmisc->ops->set_wakeup)
  320. return 0;
  321. return usbmisc->ops->set_wakeup(data, enabled);
  322. }
  323. EXPORT_SYMBOL_GPL(imx_usbmisc_set_wakeup);
  324. static const struct of_device_id usbmisc_imx_dt_ids[] = {
  325. {
  326. .compatible = "fsl,imx25-usbmisc",
  327. .data = &imx25_usbmisc_ops,
  328. },
  329. {
  330. .compatible = "fsl,imx35-usbmisc",
  331. .data = &imx25_usbmisc_ops,
  332. },
  333. {
  334. .compatible = "fsl,imx27-usbmisc",
  335. .data = &imx27_usbmisc_ops,
  336. },
  337. {
  338. .compatible = "fsl,imx51-usbmisc",
  339. .data = &imx53_usbmisc_ops,
  340. },
  341. {
  342. .compatible = "fsl,imx53-usbmisc",
  343. .data = &imx53_usbmisc_ops,
  344. },
  345. {
  346. .compatible = "fsl,imx6q-usbmisc",
  347. .data = &imx6q_usbmisc_ops,
  348. },
  349. {
  350. .compatible = "fsl,vf610-usbmisc",
  351. .data = &vf610_usbmisc_ops,
  352. },
  353. {
  354. .compatible = "fsl,imx6sx-usbmisc",
  355. .data = &imx6sx_usbmisc_ops,
  356. },
  357. { /* sentinel */ }
  358. };
  359. MODULE_DEVICE_TABLE(of, usbmisc_imx_dt_ids);
  360. static int usbmisc_imx_probe(struct platform_device *pdev)
  361. {
  362. struct resource *res;
  363. struct imx_usbmisc *data;
  364. struct of_device_id *tmp_dev;
  365. data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
  366. if (!data)
  367. return -ENOMEM;
  368. spin_lock_init(&data->lock);
  369. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  370. data->base = devm_ioremap_resource(&pdev->dev, res);
  371. if (IS_ERR(data->base))
  372. return PTR_ERR(data->base);
  373. tmp_dev = (struct of_device_id *)
  374. of_match_device(usbmisc_imx_dt_ids, &pdev->dev);
  375. data->ops = (const struct usbmisc_ops *)tmp_dev->data;
  376. platform_set_drvdata(pdev, data);
  377. return 0;
  378. }
  379. static int usbmisc_imx_remove(struct platform_device *pdev)
  380. {
  381. return 0;
  382. }
  383. static struct platform_driver usbmisc_imx_driver = {
  384. .probe = usbmisc_imx_probe,
  385. .remove = usbmisc_imx_remove,
  386. .driver = {
  387. .name = "usbmisc_imx",
  388. .of_match_table = usbmisc_imx_dt_ids,
  389. },
  390. };
  391. module_platform_driver(usbmisc_imx_driver);
  392. MODULE_ALIAS("platform:usbmisc-imx");
  393. MODULE_LICENSE("GPL v2");
  394. MODULE_DESCRIPTION("driver for imx usb non-core registers");
  395. MODULE_AUTHOR("Richard Zhao <richard.zhao@freescale.com>");