at91-poweroff.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /*
  2. * Atmel AT91 SAM9 SoCs reset code
  3. *
  4. * Copyright (C) 2007 Atmel Corporation.
  5. * Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  6. * Copyright (C) 2014 Free Electrons
  7. *
  8. * This file is licensed under the terms of the GNU General Public
  9. * License version 2. This program is licensed "as is" without any
  10. * warranty of any kind, whether express or implied.
  11. */
  12. #include <linux/io.h>
  13. #include <linux/module.h>
  14. #include <linux/of.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/printk.h>
  17. #define AT91_SHDW_CR 0x00 /* Shut Down Control Register */
  18. #define AT91_SHDW_SHDW BIT(0) /* Shut Down command */
  19. #define AT91_SHDW_KEY (0xa5 << 24) /* KEY Password */
  20. #define AT91_SHDW_MR 0x04 /* Shut Down Mode Register */
  21. #define AT91_SHDW_WKMODE0 GENMASK(2, 0) /* Wake-up 0 Mode Selection */
  22. #define AT91_SHDW_CPTWK0_MAX 0xf /* Maximum Counter On Wake Up 0 */
  23. #define AT91_SHDW_CPTWK0 (AT91_SHDW_CPTWK0_MAX << 4) /* Counter On Wake Up 0 */
  24. #define AT91_SHDW_CPTWK0_(x) ((x) << 4)
  25. #define AT91_SHDW_RTTWKEN BIT(16) /* Real Time Timer Wake-up Enable */
  26. #define AT91_SHDW_RTCWKEN BIT(17) /* Real Time Clock Wake-up Enable */
  27. #define AT91_SHDW_SR 0x08 /* Shut Down Status Register */
  28. #define AT91_SHDW_WAKEUP0 BIT(0) /* Wake-up 0 Status */
  29. #define AT91_SHDW_RTTWK BIT(16) /* Real-time Timer Wake-up */
  30. #define AT91_SHDW_RTCWK BIT(17) /* Real-time Clock Wake-up [SAM9RL] */
  31. enum wakeup_type {
  32. AT91_SHDW_WKMODE0_NONE = 0,
  33. AT91_SHDW_WKMODE0_HIGH = 1,
  34. AT91_SHDW_WKMODE0_LOW = 2,
  35. AT91_SHDW_WKMODE0_ANYLEVEL = 3,
  36. };
  37. static const char *shdwc_wakeup_modes[] = {
  38. [AT91_SHDW_WKMODE0_NONE] = "none",
  39. [AT91_SHDW_WKMODE0_HIGH] = "high",
  40. [AT91_SHDW_WKMODE0_LOW] = "low",
  41. [AT91_SHDW_WKMODE0_ANYLEVEL] = "any",
  42. };
  43. static void __iomem *at91_shdwc_base;
  44. static void __init at91_wakeup_status(void)
  45. {
  46. u32 reg = readl(at91_shdwc_base + AT91_SHDW_SR);
  47. char *reason = "unknown";
  48. /* Simple power-on, just bail out */
  49. if (!reg)
  50. return;
  51. if (reg & AT91_SHDW_RTTWK)
  52. reason = "RTT";
  53. else if (reg & AT91_SHDW_RTCWK)
  54. reason = "RTC";
  55. pr_info("AT91: Wake-Up source: %s\n", reason);
  56. }
  57. static void at91_poweroff(void)
  58. {
  59. writel(AT91_SHDW_KEY | AT91_SHDW_SHDW, at91_shdwc_base + AT91_SHDW_CR);
  60. }
  61. static int at91_poweroff_get_wakeup_mode(struct device_node *np)
  62. {
  63. const char *pm;
  64. unsigned int i;
  65. int err;
  66. err = of_property_read_string(np, "atmel,wakeup-mode", &pm);
  67. if (err < 0)
  68. return AT91_SHDW_WKMODE0_ANYLEVEL;
  69. for (i = 0; i < ARRAY_SIZE(shdwc_wakeup_modes); i++)
  70. if (!strcasecmp(pm, shdwc_wakeup_modes[i]))
  71. return i;
  72. return -ENODEV;
  73. }
  74. static void at91_poweroff_dt_set_wakeup_mode(struct platform_device *pdev)
  75. {
  76. struct device_node *np = pdev->dev.of_node;
  77. int wakeup_mode;
  78. u32 mode = 0, tmp;
  79. wakeup_mode = at91_poweroff_get_wakeup_mode(np);
  80. if (wakeup_mode < 0) {
  81. dev_warn(&pdev->dev, "shdwc unknown wakeup mode\n");
  82. return;
  83. }
  84. if (!of_property_read_u32(np, "atmel,wakeup-counter", &tmp)) {
  85. if (tmp > AT91_SHDW_CPTWK0_MAX) {
  86. dev_warn(&pdev->dev,
  87. "shdwc wakeup counter 0x%x > 0x%x reduce it to 0x%x\n",
  88. tmp, AT91_SHDW_CPTWK0_MAX, AT91_SHDW_CPTWK0_MAX);
  89. tmp = AT91_SHDW_CPTWK0_MAX;
  90. }
  91. mode |= AT91_SHDW_CPTWK0_(tmp);
  92. }
  93. if (of_property_read_bool(np, "atmel,wakeup-rtc-timer"))
  94. mode |= AT91_SHDW_RTCWKEN;
  95. if (of_property_read_bool(np, "atmel,wakeup-rtt-timer"))
  96. mode |= AT91_SHDW_RTTWKEN;
  97. writel(wakeup_mode | mode, at91_shdwc_base + AT91_SHDW_MR);
  98. }
  99. static int at91_poweroff_probe(struct platform_device *pdev)
  100. {
  101. struct resource *res;
  102. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  103. at91_shdwc_base = devm_ioremap_resource(&pdev->dev, res);
  104. if (IS_ERR(at91_shdwc_base)) {
  105. dev_err(&pdev->dev, "Could not map reset controller address\n");
  106. return PTR_ERR(at91_shdwc_base);
  107. }
  108. at91_wakeup_status();
  109. if (pdev->dev.of_node)
  110. at91_poweroff_dt_set_wakeup_mode(pdev);
  111. pm_power_off = at91_poweroff;
  112. return 0;
  113. }
  114. static const struct of_device_id at91_poweroff_of_match[] = {
  115. { .compatible = "atmel,at91sam9260-shdwc", },
  116. { .compatible = "atmel,at91sam9rl-shdwc", },
  117. { .compatible = "atmel,at91sam9x5-shdwc", },
  118. { /*sentinel*/ }
  119. };
  120. static struct platform_driver at91_poweroff_driver = {
  121. .probe = at91_poweroff_probe,
  122. .driver = {
  123. .name = "at91-poweroff",
  124. .of_match_table = at91_poweroff_of_match,
  125. },
  126. };
  127. module_platform_driver(at91_poweroff_driver);