fw_common.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2012 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * The full GNU General Public License is included in this distribution in the
  15. * file called LICENSE.
  16. *
  17. * Contact Information:
  18. * wlanfae <wlanfae@realtek.com>
  19. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  20. * Hsinchu 300, Taiwan.
  21. *
  22. * Larry Finger <Larry.Finger@lwfinger.net>
  23. *
  24. *****************************************************************************/
  25. #include "../wifi.h"
  26. #include "../pci.h"
  27. #include "../base.h"
  28. #include "../core.h"
  29. #include "../rtl8192ce/reg.h"
  30. #include "../rtl8192ce/def.h"
  31. #include "fw_common.h"
  32. #include <linux/export.h>
  33. #include <linux/kmemleak.h>
  34. static void _rtl92c_enable_fw_download(struct ieee80211_hw *hw, bool enable)
  35. {
  36. struct rtl_priv *rtlpriv = rtl_priv(hw);
  37. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  38. if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CU) {
  39. u32 value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  40. if (enable)
  41. value32 |= MCUFWDL_EN;
  42. else
  43. value32 &= ~MCUFWDL_EN;
  44. rtl_write_dword(rtlpriv, REG_MCUFWDL, value32);
  45. } else if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE) {
  46. u8 tmp;
  47. if (enable) {
  48. tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  49. rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1,
  50. tmp | 0x04);
  51. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);
  52. rtl_write_byte(rtlpriv, REG_MCUFWDL, tmp | 0x01);
  53. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL + 2);
  54. rtl_write_byte(rtlpriv, REG_MCUFWDL + 2, tmp & 0xf7);
  55. } else {
  56. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);
  57. rtl_write_byte(rtlpriv, REG_MCUFWDL, tmp & 0xfe);
  58. rtl_write_byte(rtlpriv, REG_MCUFWDL + 1, 0x00);
  59. }
  60. }
  61. }
  62. static void _rtl92c_fw_block_write(struct ieee80211_hw *hw,
  63. const u8 *buffer, u32 size)
  64. {
  65. struct rtl_priv *rtlpriv = rtl_priv(hw);
  66. u32 blocksize = sizeof(u32);
  67. u8 *bufferptr = (u8 *)buffer;
  68. u32 *pu4byteptr = (u32 *)buffer;
  69. u32 i, offset, blockcount, remainsize;
  70. blockcount = size / blocksize;
  71. remainsize = size % blocksize;
  72. for (i = 0; i < blockcount; i++) {
  73. offset = i * blocksize;
  74. rtl_write_dword(rtlpriv, (FW_8192C_START_ADDRESS + offset),
  75. *(pu4byteptr + i));
  76. }
  77. if (remainsize) {
  78. offset = blockcount * blocksize;
  79. bufferptr += offset;
  80. for (i = 0; i < remainsize; i++) {
  81. rtl_write_byte(rtlpriv, (FW_8192C_START_ADDRESS +
  82. offset + i), *(bufferptr + i));
  83. }
  84. }
  85. }
  86. static void _rtl92c_fw_page_write(struct ieee80211_hw *hw,
  87. u32 page, const u8 *buffer, u32 size)
  88. {
  89. struct rtl_priv *rtlpriv = rtl_priv(hw);
  90. u8 value8;
  91. u8 u8page = (u8) (page & 0x07);
  92. value8 = (rtl_read_byte(rtlpriv, REG_MCUFWDL + 2) & 0xF8) | u8page;
  93. rtl_write_byte(rtlpriv, (REG_MCUFWDL + 2), value8);
  94. _rtl92c_fw_block_write(hw, buffer, size);
  95. }
  96. static void _rtl92c_fill_dummy(u8 *pfwbuf, u32 *pfwlen)
  97. {
  98. u32 fwlen = *pfwlen;
  99. u8 remain = (u8) (fwlen % 4);
  100. remain = (remain == 0) ? 0 : (4 - remain);
  101. while (remain > 0) {
  102. pfwbuf[fwlen] = 0;
  103. fwlen++;
  104. remain--;
  105. }
  106. *pfwlen = fwlen;
  107. }
  108. static void _rtl92c_write_fw(struct ieee80211_hw *hw,
  109. enum version_8192c version, u8 *buffer, u32 size)
  110. {
  111. struct rtl_priv *rtlpriv = rtl_priv(hw);
  112. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  113. bool is_version_b;
  114. u8 *bufferptr = (u8 *)buffer;
  115. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE, "FW size is %d bytes,\n", size);
  116. is_version_b = IS_NORMAL_CHIP(version);
  117. if (is_version_b) {
  118. u32 pageNums, remainsize;
  119. u32 page, offset;
  120. if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE)
  121. _rtl92c_fill_dummy(bufferptr, &size);
  122. pageNums = size / FW_8192C_PAGE_SIZE;
  123. remainsize = size % FW_8192C_PAGE_SIZE;
  124. if (pageNums > 4) {
  125. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  126. "Page numbers should not greater then 4\n");
  127. }
  128. for (page = 0; page < pageNums; page++) {
  129. offset = page * FW_8192C_PAGE_SIZE;
  130. _rtl92c_fw_page_write(hw, page, (bufferptr + offset),
  131. FW_8192C_PAGE_SIZE);
  132. }
  133. if (remainsize) {
  134. offset = pageNums * FW_8192C_PAGE_SIZE;
  135. page = pageNums;
  136. _rtl92c_fw_page_write(hw, page, (bufferptr + offset),
  137. remainsize);
  138. }
  139. } else {
  140. _rtl92c_fw_block_write(hw, buffer, size);
  141. }
  142. }
  143. static int _rtl92c_fw_free_to_go(struct ieee80211_hw *hw)
  144. {
  145. struct rtl_priv *rtlpriv = rtl_priv(hw);
  146. int err = -EIO;
  147. u32 counter = 0;
  148. u32 value32;
  149. do {
  150. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  151. } while ((counter++ < FW_8192C_POLLING_TIMEOUT_COUNT) &&
  152. (!(value32 & FWDL_ChkSum_rpt)));
  153. if (counter >= FW_8192C_POLLING_TIMEOUT_COUNT) {
  154. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  155. "chksum report faill ! REG_MCUFWDL:0x%08x .\n",
  156. value32);
  157. goto exit;
  158. }
  159. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  160. "Checksum report OK ! REG_MCUFWDL:0x%08x .\n", value32);
  161. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  162. value32 |= MCUFWDL_RDY;
  163. value32 &= ~WINTINI_RDY;
  164. rtl_write_dword(rtlpriv, REG_MCUFWDL, value32);
  165. counter = 0;
  166. do {
  167. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  168. if (value32 & WINTINI_RDY) {
  169. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  170. "Polling FW ready success!! REG_MCUFWDL:0x%08x .\n",
  171. value32);
  172. err = 0;
  173. goto exit;
  174. }
  175. mdelay(FW_8192C_POLLING_DELAY);
  176. } while (counter++ < FW_8192C_POLLING_TIMEOUT_COUNT);
  177. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  178. "Polling FW ready fail!! REG_MCUFWDL:0x%08x .\n", value32);
  179. exit:
  180. return err;
  181. }
  182. int rtl92c_download_fw(struct ieee80211_hw *hw)
  183. {
  184. struct rtl_priv *rtlpriv = rtl_priv(hw);
  185. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  186. struct rtl92c_firmware_header *pfwheader;
  187. u8 *pfwdata;
  188. u32 fwsize;
  189. int err;
  190. enum version_8192c version = rtlhal->version;
  191. if (!rtlhal->pfirmware)
  192. return 1;
  193. pfwheader = (struct rtl92c_firmware_header *)rtlhal->pfirmware;
  194. pfwdata = (u8 *)rtlhal->pfirmware;
  195. fwsize = rtlhal->fwsize;
  196. if (IS_FW_HEADER_EXIST(pfwheader)) {
  197. RT_TRACE(rtlpriv, COMP_FW, DBG_DMESG,
  198. "Firmware Version(%d), Signature(%#x),Size(%d)\n",
  199. pfwheader->version, pfwheader->signature,
  200. (int)sizeof(struct rtl92c_firmware_header));
  201. pfwdata = pfwdata + sizeof(struct rtl92c_firmware_header);
  202. fwsize = fwsize - sizeof(struct rtl92c_firmware_header);
  203. }
  204. _rtl92c_enable_fw_download(hw, true);
  205. _rtl92c_write_fw(hw, version, pfwdata, fwsize);
  206. _rtl92c_enable_fw_download(hw, false);
  207. err = _rtl92c_fw_free_to_go(hw);
  208. if (err) {
  209. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  210. "Firmware is not ready to run!\n");
  211. } else {
  212. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  213. "Firmware is ready to run!\n");
  214. }
  215. return 0;
  216. }
  217. EXPORT_SYMBOL(rtl92c_download_fw);
  218. static bool _rtl92c_check_fw_read_last_h2c(struct ieee80211_hw *hw, u8 boxnum)
  219. {
  220. struct rtl_priv *rtlpriv = rtl_priv(hw);
  221. u8 val_hmetfr, val_mcutst_1;
  222. bool result = false;
  223. val_hmetfr = rtl_read_byte(rtlpriv, REG_HMETFR);
  224. val_mcutst_1 = rtl_read_byte(rtlpriv, (REG_MCUTST_1 + boxnum));
  225. if (((val_hmetfr >> boxnum) & BIT(0)) == 0 && val_mcutst_1 == 0)
  226. result = true;
  227. return result;
  228. }
  229. static void _rtl92c_fill_h2c_command(struct ieee80211_hw *hw,
  230. u8 element_id, u32 cmd_len, u8 *cmdbuffer)
  231. {
  232. struct rtl_priv *rtlpriv = rtl_priv(hw);
  233. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  234. u8 boxnum;
  235. u16 box_reg = 0, box_extreg = 0;
  236. u8 u1b_tmp;
  237. bool isfw_read = false;
  238. u8 buf_index = 0;
  239. bool bwrite_sucess = false;
  240. u8 wait_h2c_limmit = 100;
  241. u8 wait_writeh2c_limmit = 100;
  242. u8 boxcontent[4], boxextcontent[2];
  243. u32 h2c_waitcounter = 0;
  244. unsigned long flag;
  245. u8 idx;
  246. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, "come in\n");
  247. while (true) {
  248. spin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);
  249. if (rtlhal->h2c_setinprogress) {
  250. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  251. "H2C set in progress! Wait to set..element_id(%d).\n",
  252. element_id);
  253. while (rtlhal->h2c_setinprogress) {
  254. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock,
  255. flag);
  256. h2c_waitcounter++;
  257. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  258. "Wait 100 us (%d times)...\n",
  259. h2c_waitcounter);
  260. udelay(100);
  261. if (h2c_waitcounter > 1000)
  262. return;
  263. spin_lock_irqsave(&rtlpriv->locks.h2c_lock,
  264. flag);
  265. }
  266. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  267. } else {
  268. rtlhal->h2c_setinprogress = true;
  269. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  270. break;
  271. }
  272. }
  273. while (!bwrite_sucess) {
  274. wait_writeh2c_limmit--;
  275. if (wait_writeh2c_limmit == 0) {
  276. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  277. "Write H2C fail because no trigger for FW INT!\n");
  278. break;
  279. }
  280. boxnum = rtlhal->last_hmeboxnum;
  281. switch (boxnum) {
  282. case 0:
  283. box_reg = REG_HMEBOX_0;
  284. box_extreg = REG_HMEBOX_EXT_0;
  285. break;
  286. case 1:
  287. box_reg = REG_HMEBOX_1;
  288. box_extreg = REG_HMEBOX_EXT_1;
  289. break;
  290. case 2:
  291. box_reg = REG_HMEBOX_2;
  292. box_extreg = REG_HMEBOX_EXT_2;
  293. break;
  294. case 3:
  295. box_reg = REG_HMEBOX_3;
  296. box_extreg = REG_HMEBOX_EXT_3;
  297. break;
  298. default:
  299. RT_TRACE(rtlpriv, COMP_ERR, DBG_LOUD,
  300. "switch case not process\n");
  301. break;
  302. }
  303. isfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);
  304. while (!isfw_read) {
  305. wait_h2c_limmit--;
  306. if (wait_h2c_limmit == 0) {
  307. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  308. "Waiting too long for FW read clear HMEBox(%d)!\n",
  309. boxnum);
  310. break;
  311. }
  312. udelay(10);
  313. isfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);
  314. u1b_tmp = rtl_read_byte(rtlpriv, 0x1BF);
  315. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  316. "Waiting for FW read clear HMEBox(%d)!!! 0x1BF = %2x\n",
  317. boxnum, u1b_tmp);
  318. }
  319. if (!isfw_read) {
  320. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  321. "Write H2C register BOX[%d] fail!!!!! Fw do not read.\n",
  322. boxnum);
  323. break;
  324. }
  325. memset(boxcontent, 0, sizeof(boxcontent));
  326. memset(boxextcontent, 0, sizeof(boxextcontent));
  327. boxcontent[0] = element_id;
  328. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  329. "Write element_id box_reg(%4x) = %2x\n",
  330. box_reg, element_id);
  331. switch (cmd_len) {
  332. case 1:
  333. boxcontent[0] &= ~(BIT(7));
  334. memcpy((u8 *)(boxcontent) + 1,
  335. cmdbuffer + buf_index, 1);
  336. for (idx = 0; idx < 4; idx++) {
  337. rtl_write_byte(rtlpriv, box_reg + idx,
  338. boxcontent[idx]);
  339. }
  340. break;
  341. case 2:
  342. boxcontent[0] &= ~(BIT(7));
  343. memcpy((u8 *)(boxcontent) + 1,
  344. cmdbuffer + buf_index, 2);
  345. for (idx = 0; idx < 4; idx++) {
  346. rtl_write_byte(rtlpriv, box_reg + idx,
  347. boxcontent[idx]);
  348. }
  349. break;
  350. case 3:
  351. boxcontent[0] &= ~(BIT(7));
  352. memcpy((u8 *)(boxcontent) + 1,
  353. cmdbuffer + buf_index, 3);
  354. for (idx = 0; idx < 4; idx++) {
  355. rtl_write_byte(rtlpriv, box_reg + idx,
  356. boxcontent[idx]);
  357. }
  358. break;
  359. case 4:
  360. boxcontent[0] |= (BIT(7));
  361. memcpy((u8 *)(boxextcontent),
  362. cmdbuffer + buf_index, 2);
  363. memcpy((u8 *)(boxcontent) + 1,
  364. cmdbuffer + buf_index + 2, 2);
  365. for (idx = 0; idx < 2; idx++) {
  366. rtl_write_byte(rtlpriv, box_extreg + idx,
  367. boxextcontent[idx]);
  368. }
  369. for (idx = 0; idx < 4; idx++) {
  370. rtl_write_byte(rtlpriv, box_reg + idx,
  371. boxcontent[idx]);
  372. }
  373. break;
  374. case 5:
  375. boxcontent[0] |= (BIT(7));
  376. memcpy((u8 *)(boxextcontent),
  377. cmdbuffer + buf_index, 2);
  378. memcpy((u8 *)(boxcontent) + 1,
  379. cmdbuffer + buf_index + 2, 3);
  380. for (idx = 0; idx < 2; idx++) {
  381. rtl_write_byte(rtlpriv, box_extreg + idx,
  382. boxextcontent[idx]);
  383. }
  384. for (idx = 0; idx < 4; idx++) {
  385. rtl_write_byte(rtlpriv, box_reg + idx,
  386. boxcontent[idx]);
  387. }
  388. break;
  389. default:
  390. RT_TRACE(rtlpriv, COMP_ERR, DBG_LOUD,
  391. "switch case not process\n");
  392. break;
  393. }
  394. bwrite_sucess = true;
  395. rtlhal->last_hmeboxnum = boxnum + 1;
  396. if (rtlhal->last_hmeboxnum == 4)
  397. rtlhal->last_hmeboxnum = 0;
  398. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  399. "pHalData->last_hmeboxnum = %d\n",
  400. rtlhal->last_hmeboxnum);
  401. }
  402. spin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);
  403. rtlhal->h2c_setinprogress = false;
  404. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  405. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, "go out\n");
  406. }
  407. void rtl92c_fill_h2c_cmd(struct ieee80211_hw *hw,
  408. u8 element_id, u32 cmd_len, u8 *cmdbuffer)
  409. {
  410. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  411. u32 tmp_cmdbuf[2];
  412. if (!rtlhal->fw_ready) {
  413. RT_ASSERT(false,
  414. "return H2C cmd because of Fw download fail!!!\n");
  415. return;
  416. }
  417. memset(tmp_cmdbuf, 0, 8);
  418. memcpy(tmp_cmdbuf, cmdbuffer, cmd_len);
  419. _rtl92c_fill_h2c_command(hw, element_id, cmd_len, (u8 *)&tmp_cmdbuf);
  420. return;
  421. }
  422. EXPORT_SYMBOL(rtl92c_fill_h2c_cmd);
  423. void rtl92c_firmware_selfreset(struct ieee80211_hw *hw)
  424. {
  425. u8 u1b_tmp;
  426. u8 delay = 100;
  427. struct rtl_priv *rtlpriv = rtl_priv(hw);
  428. rtl_write_byte(rtlpriv, REG_HMETFR + 3, 0x20);
  429. u1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  430. while (u1b_tmp & BIT(2)) {
  431. delay--;
  432. if (delay == 0) {
  433. RT_ASSERT(false, "8051 reset fail.\n");
  434. break;
  435. }
  436. udelay(50);
  437. u1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  438. }
  439. }
  440. EXPORT_SYMBOL(rtl92c_firmware_selfreset);
  441. void rtl92c_set_fw_pwrmode_cmd(struct ieee80211_hw *hw, u8 mode)
  442. {
  443. struct rtl_priv *rtlpriv = rtl_priv(hw);
  444. u8 u1_h2c_set_pwrmode[3] = { 0 };
  445. struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
  446. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD, "FW LPS mode = %d\n", mode);
  447. SET_H2CCMD_PWRMODE_PARM_MODE(u1_h2c_set_pwrmode, mode);
  448. SET_H2CCMD_PWRMODE_PARM_SMART_PS(u1_h2c_set_pwrmode,
  449. (rtlpriv->mac80211.p2p) ? ppsc->smart_ps : 1);
  450. SET_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(u1_h2c_set_pwrmode,
  451. ppsc->reg_max_lps_awakeintvl);
  452. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  453. "rtl92c_set_fw_rsvdpagepkt(): u1_h2c_set_pwrmode\n",
  454. u1_h2c_set_pwrmode, 3);
  455. rtl92c_fill_h2c_cmd(hw, H2C_SETPWRMODE, 3, u1_h2c_set_pwrmode);
  456. }
  457. EXPORT_SYMBOL(rtl92c_set_fw_pwrmode_cmd);
  458. #define BEACON_PG 0 /*->1*/
  459. #define PSPOLL_PG 2
  460. #define NULL_PG 3
  461. #define PROBERSP_PG 4 /*->5*/
  462. #define TOTAL_RESERVED_PKT_LEN 768
  463. static u8 reserved_page_packet[TOTAL_RESERVED_PKT_LEN] = {
  464. /* page 0 beacon */
  465. 0x80, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF,
  466. 0xFF, 0xFF, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  467. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x50, 0x08,
  468. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  469. 0x64, 0x00, 0x00, 0x04, 0x00, 0x0C, 0x6C, 0x69,
  470. 0x6E, 0x6B, 0x73, 0x79, 0x73, 0x5F, 0x77, 0x6C,
  471. 0x61, 0x6E, 0x01, 0x04, 0x82, 0x84, 0x8B, 0x96,
  472. 0x03, 0x01, 0x01, 0x06, 0x02, 0x00, 0x00, 0x2A,
  473. 0x01, 0x00, 0x32, 0x08, 0x24, 0x30, 0x48, 0x6C,
  474. 0x0C, 0x12, 0x18, 0x60, 0x2D, 0x1A, 0x6C, 0x18,
  475. 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  476. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  477. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  478. 0x3D, 0x00, 0xDD, 0x06, 0x00, 0xE0, 0x4C, 0x02,
  479. 0x01, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  480. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  481. /* page 1 beacon */
  482. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  483. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  484. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  485. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  486. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  487. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  488. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  489. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  490. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  491. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  492. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  493. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  494. 0x10, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x10, 0x00,
  495. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  496. 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  497. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  498. /* page 2 ps-poll */
  499. 0xA4, 0x10, 0x01, 0xC0, 0x00, 0x40, 0x10, 0x10,
  500. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  501. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  502. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  503. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  504. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  505. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  506. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  507. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  508. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  509. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  510. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  511. 0x18, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x00, 0x00,
  512. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
  513. 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  514. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  515. /* page 3 null */
  516. 0x48, 0x01, 0x00, 0x00, 0x00, 0x40, 0x10, 0x10,
  517. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  518. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x00, 0x00,
  519. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  520. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  521. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  522. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  523. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  524. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  525. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  526. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  527. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  528. 0x72, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x00, 0x00,
  529. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
  530. 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  531. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  532. /* page 4 probe_resp */
  533. 0x50, 0x00, 0x00, 0x00, 0x00, 0x40, 0x10, 0x10,
  534. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  535. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x00, 0x00,
  536. 0x9E, 0x46, 0x15, 0x32, 0x27, 0xF2, 0x2D, 0x00,
  537. 0x64, 0x00, 0x00, 0x04, 0x00, 0x0C, 0x6C, 0x69,
  538. 0x6E, 0x6B, 0x73, 0x79, 0x73, 0x5F, 0x77, 0x6C,
  539. 0x61, 0x6E, 0x01, 0x04, 0x82, 0x84, 0x8B, 0x96,
  540. 0x03, 0x01, 0x01, 0x06, 0x02, 0x00, 0x00, 0x2A,
  541. 0x01, 0x00, 0x32, 0x08, 0x24, 0x30, 0x48, 0x6C,
  542. 0x0C, 0x12, 0x18, 0x60, 0x2D, 0x1A, 0x6C, 0x18,
  543. 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  544. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  545. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  546. 0x3D, 0x00, 0xDD, 0x06, 0x00, 0xE0, 0x4C, 0x02,
  547. 0x01, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  548. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  549. /* page 5 probe_resp */
  550. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  551. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  552. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  553. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  554. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  555. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  556. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  557. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  558. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  559. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  560. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  561. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  562. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  563. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  564. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  565. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  566. };
  567. void rtl92c_set_fw_rsvdpagepkt(struct ieee80211_hw *hw,
  568. bool (*cmd_send_packet)(struct ieee80211_hw *, struct sk_buff *))
  569. {
  570. struct rtl_priv *rtlpriv = rtl_priv(hw);
  571. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  572. struct sk_buff *skb = NULL;
  573. u32 totalpacketlen;
  574. bool rtstatus;
  575. u8 u1rsvdpageloc[3] = { 0 };
  576. bool b_dlok = false;
  577. u8 *beacon;
  578. u8 *p_pspoll;
  579. u8 *nullfunc;
  580. u8 *p_probersp;
  581. /*---------------------------------------------------------
  582. (1) beacon
  583. ---------------------------------------------------------*/
  584. beacon = &reserved_page_packet[BEACON_PG * 128];
  585. SET_80211_HDR_ADDRESS2(beacon, mac->mac_addr);
  586. SET_80211_HDR_ADDRESS3(beacon, mac->bssid);
  587. /*-------------------------------------------------------
  588. (2) ps-poll
  589. --------------------------------------------------------*/
  590. p_pspoll = &reserved_page_packet[PSPOLL_PG * 128];
  591. SET_80211_PS_POLL_AID(p_pspoll, (mac->assoc_id | 0xc000));
  592. SET_80211_PS_POLL_BSSID(p_pspoll, mac->bssid);
  593. SET_80211_PS_POLL_TA(p_pspoll, mac->mac_addr);
  594. SET_H2CCMD_RSVDPAGE_LOC_PSPOLL(u1rsvdpageloc, PSPOLL_PG);
  595. /*--------------------------------------------------------
  596. (3) null data
  597. ---------------------------------------------------------*/
  598. nullfunc = &reserved_page_packet[NULL_PG * 128];
  599. SET_80211_HDR_ADDRESS1(nullfunc, mac->bssid);
  600. SET_80211_HDR_ADDRESS2(nullfunc, mac->mac_addr);
  601. SET_80211_HDR_ADDRESS3(nullfunc, mac->bssid);
  602. SET_H2CCMD_RSVDPAGE_LOC_NULL_DATA(u1rsvdpageloc, NULL_PG);
  603. /*---------------------------------------------------------
  604. (4) probe response
  605. ----------------------------------------------------------*/
  606. p_probersp = &reserved_page_packet[PROBERSP_PG * 128];
  607. SET_80211_HDR_ADDRESS1(p_probersp, mac->bssid);
  608. SET_80211_HDR_ADDRESS2(p_probersp, mac->mac_addr);
  609. SET_80211_HDR_ADDRESS3(p_probersp, mac->bssid);
  610. SET_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(u1rsvdpageloc, PROBERSP_PG);
  611. totalpacketlen = TOTAL_RESERVED_PKT_LEN;
  612. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_LOUD,
  613. "rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL\n",
  614. &reserved_page_packet[0], totalpacketlen);
  615. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  616. "rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL\n",
  617. u1rsvdpageloc, 3);
  618. skb = dev_alloc_skb(totalpacketlen);
  619. memcpy((u8 *)skb_put(skb, totalpacketlen),
  620. &reserved_page_packet, totalpacketlen);
  621. if (cmd_send_packet)
  622. rtstatus = cmd_send_packet(hw, skb);
  623. else
  624. rtstatus = rtl_cmd_send_packet(hw, skb);
  625. if (rtstatus)
  626. b_dlok = true;
  627. if (b_dlok) {
  628. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  629. "Set RSVD page location to Fw.\n");
  630. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  631. "H2C_RSVDPAGE:\n",
  632. u1rsvdpageloc, 3);
  633. rtl92c_fill_h2c_cmd(hw, H2C_RSVDPAGE,
  634. sizeof(u1rsvdpageloc), u1rsvdpageloc);
  635. } else
  636. RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
  637. "Set RSVD page location to Fw FAIL!!!!!!.\n");
  638. }
  639. EXPORT_SYMBOL(rtl92c_set_fw_rsvdpagepkt);
  640. void rtl92c_set_fw_joinbss_report_cmd(struct ieee80211_hw *hw, u8 mstatus)
  641. {
  642. u8 u1_joinbssrpt_parm[1] = { 0 };
  643. SET_H2CCMD_JOINBSSRPT_PARM_OPMODE(u1_joinbssrpt_parm, mstatus);
  644. rtl92c_fill_h2c_cmd(hw, H2C_JOINBSSRPT, 1, u1_joinbssrpt_parm);
  645. }
  646. EXPORT_SYMBOL(rtl92c_set_fw_joinbss_report_cmd);
  647. static void rtl92c_set_p2p_ctw_period_cmd(struct ieee80211_hw *hw, u8 ctwindow)
  648. {
  649. u8 u1_ctwindow_period[1] = { ctwindow};
  650. rtl92c_fill_h2c_cmd(hw, H2C_P2P_PS_CTW_CMD, 1, u1_ctwindow_period);
  651. }
  652. /* refactored routine */
  653. static void set_noa_data(struct rtl_priv *rtlpriv,
  654. struct rtl_p2p_ps_info *p2pinfo,
  655. struct p2p_ps_offload_t *p2p_ps_offload)
  656. {
  657. int i;
  658. u32 start_time, tsf_low;
  659. /* hw only support 2 set of NoA */
  660. for (i = 0 ; i < p2pinfo->noa_num ; i++) {
  661. /* To control the reg setting for which NOA*/
  662. rtl_write_byte(rtlpriv, 0x5cf, (i << 4));
  663. if (i == 0)
  664. p2p_ps_offload->noa0_en = 1;
  665. else
  666. p2p_ps_offload->noa1_en = 1;
  667. /* config P2P NoA Descriptor Register */
  668. rtl_write_dword(rtlpriv, 0x5E0,
  669. p2pinfo->noa_duration[i]);
  670. rtl_write_dword(rtlpriv, 0x5E4,
  671. p2pinfo->noa_interval[i]);
  672. /*Get Current TSF value */
  673. tsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);
  674. start_time = p2pinfo->noa_start_time[i];
  675. if (p2pinfo->noa_count_type[i] != 1) {
  676. while (start_time <= (tsf_low+(50*1024))) {
  677. start_time += p2pinfo->noa_interval[i];
  678. if (p2pinfo->noa_count_type[i] != 255)
  679. p2pinfo->noa_count_type[i]--;
  680. }
  681. }
  682. rtl_write_dword(rtlpriv, 0x5E8, start_time);
  683. rtl_write_dword(rtlpriv, 0x5EC,
  684. p2pinfo->noa_count_type[i]);
  685. }
  686. }
  687. void rtl92c_set_p2p_ps_offload_cmd(struct ieee80211_hw *hw, u8 p2p_ps_state)
  688. {
  689. struct rtl_priv *rtlpriv = rtl_priv(hw);
  690. struct rtl_ps_ctl *rtlps = rtl_psc(rtl_priv(hw));
  691. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  692. struct rtl_p2p_ps_info *p2pinfo = &(rtlps->p2p_ps_info);
  693. struct p2p_ps_offload_t *p2p_ps_offload = &rtlhal->p2p_ps_offload;
  694. u16 ctwindow;
  695. switch (p2p_ps_state) {
  696. case P2P_PS_DISABLE:
  697. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD,
  698. "P2P_PS_DISABLE\n");
  699. memset(p2p_ps_offload, 0, sizeof(*p2p_ps_offload));
  700. break;
  701. case P2P_PS_ENABLE:
  702. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD,
  703. "P2P_PS_ENABLE\n");
  704. /* update CTWindow value. */
  705. if (p2pinfo->ctwindow > 0) {
  706. p2p_ps_offload->ctwindow_en = 1;
  707. ctwindow = p2pinfo->ctwindow;
  708. rtl92c_set_p2p_ctw_period_cmd(hw, ctwindow);
  709. }
  710. /* call refactored routine */
  711. set_noa_data(rtlpriv, p2pinfo, p2p_ps_offload);
  712. if ((p2pinfo->opp_ps == 1) || (p2pinfo->noa_num > 0)) {
  713. /* rst p2p circuit */
  714. rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST,
  715. BIT(4));
  716. p2p_ps_offload->offload_en = 1;
  717. if (P2P_ROLE_GO == rtlpriv->mac80211.p2p) {
  718. p2p_ps_offload->role = 1;
  719. p2p_ps_offload->allstasleep = 0;
  720. } else {
  721. p2p_ps_offload->role = 0;
  722. }
  723. p2p_ps_offload->discovery = 0;
  724. }
  725. break;
  726. case P2P_PS_SCAN:
  727. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD, "P2P_PS_SCAN\n");
  728. p2p_ps_offload->discovery = 1;
  729. break;
  730. case P2P_PS_SCAN_DONE:
  731. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD,
  732. "P2P_PS_SCAN_DONE\n");
  733. p2p_ps_offload->discovery = 0;
  734. p2pinfo->p2p_ps_state = P2P_PS_ENABLE;
  735. break;
  736. default:
  737. break;
  738. }
  739. rtl92c_fill_h2c_cmd(hw, H2C_P2P_PS_OFFLOAD, 1, (u8 *)p2p_ps_offload);
  740. }
  741. EXPORT_SYMBOL_GPL(rtl92c_set_p2p_ps_offload_cmd);