gpio-xgene-sb.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. /*
  2. * AppliedMicro X-Gene SoC GPIO-Standby Driver
  3. *
  4. * Copyright (c) 2014, Applied Micro Circuits Corporation
  5. * Author: Tin Huynh <tnhuynh@apm.com>.
  6. * Y Vo <yvo@apm.com>.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  20. */
  21. #include <linux/module.h>
  22. #include <linux/io.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/of_gpio.h>
  25. #include <linux/gpio.h>
  26. #include <linux/gpio/driver.h>
  27. #include <linux/basic_mmio_gpio.h>
  28. #define XGENE_MAX_GPIO_DS 22
  29. #define XGENE_MAX_GPIO_DS_IRQ 6
  30. #define GPIO_MASK(x) (1U << ((x) % 32))
  31. #define MPA_GPIO_INT_LVL 0x0290
  32. #define MPA_GPIO_OE_ADDR 0x029c
  33. #define MPA_GPIO_OUT_ADDR 0x02a0
  34. #define MPA_GPIO_IN_ADDR 0x02a4
  35. #define MPA_GPIO_SEL_LO 0x0294
  36. /**
  37. * struct xgene_gpio_sb - GPIO-Standby private data structure.
  38. * @bgc: memory-mapped GPIO controllers.
  39. * @irq: Mapping GPIO pins and interrupt number
  40. * nirq: Number of GPIO pins that supports interrupt
  41. */
  42. struct xgene_gpio_sb {
  43. struct bgpio_chip bgc;
  44. u32 *irq;
  45. u32 nirq;
  46. };
  47. static inline struct xgene_gpio_sb *to_xgene_gpio_sb(struct gpio_chip *gc)
  48. {
  49. struct bgpio_chip *bgc = to_bgpio_chip(gc);
  50. return container_of(bgc, struct xgene_gpio_sb, bgc);
  51. }
  52. static void xgene_gpio_set_bit(struct bgpio_chip *bgc, void __iomem *reg, u32 gpio, int val)
  53. {
  54. u32 data;
  55. data = bgc->read_reg(reg);
  56. if (val)
  57. data |= GPIO_MASK(gpio);
  58. else
  59. data &= ~GPIO_MASK(gpio);
  60. bgc->write_reg(reg, data);
  61. }
  62. static int apm_gpio_sb_to_irq(struct gpio_chip *gc, u32 gpio)
  63. {
  64. struct xgene_gpio_sb *priv = to_xgene_gpio_sb(gc);
  65. if (priv->irq[gpio])
  66. return priv->irq[gpio];
  67. return -ENXIO;
  68. }
  69. static int xgene_gpio_sb_probe(struct platform_device *pdev)
  70. {
  71. struct xgene_gpio_sb *priv;
  72. u32 ret, i;
  73. u32 default_lines[] = {0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D};
  74. struct resource *res;
  75. void __iomem *regs;
  76. priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
  77. if (!priv)
  78. return -ENOMEM;
  79. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  80. regs = devm_ioremap_resource(&pdev->dev, res);
  81. if (IS_ERR(regs))
  82. return PTR_ERR(regs);
  83. ret = bgpio_init(&priv->bgc, &pdev->dev, 4,
  84. regs + MPA_GPIO_IN_ADDR,
  85. regs + MPA_GPIO_OUT_ADDR, NULL,
  86. regs + MPA_GPIO_OE_ADDR, NULL, 0);
  87. if (ret)
  88. return ret;
  89. priv->bgc.gc.to_irq = apm_gpio_sb_to_irq;
  90. priv->bgc.gc.ngpio = XGENE_MAX_GPIO_DS;
  91. priv->nirq = XGENE_MAX_GPIO_DS_IRQ;
  92. priv->irq = devm_kzalloc(&pdev->dev, sizeof(u32) * XGENE_MAX_GPIO_DS,
  93. GFP_KERNEL);
  94. if (!priv->irq)
  95. return -ENOMEM;
  96. memset(priv->irq, 0, sizeof(u32) * XGENE_MAX_GPIO_DS);
  97. for (i = 0; i < priv->nirq; i++) {
  98. priv->irq[default_lines[i]] = platform_get_irq(pdev, i);
  99. xgene_gpio_set_bit(&priv->bgc, regs + MPA_GPIO_SEL_LO,
  100. default_lines[i] * 2, 1);
  101. xgene_gpio_set_bit(&priv->bgc, regs + MPA_GPIO_INT_LVL, i, 1);
  102. }
  103. platform_set_drvdata(pdev, priv);
  104. ret = gpiochip_add(&priv->bgc.gc);
  105. if (ret)
  106. dev_err(&pdev->dev, "failed to register X-Gene GPIO Standby driver\n");
  107. else
  108. dev_info(&pdev->dev, "X-Gene GPIO Standby driver registered\n");
  109. return ret;
  110. }
  111. static int xgene_gpio_sb_remove(struct platform_device *pdev)
  112. {
  113. struct xgene_gpio_sb *priv = platform_get_drvdata(pdev);
  114. return bgpio_remove(&priv->bgc);
  115. }
  116. static const struct of_device_id xgene_gpio_sb_of_match[] = {
  117. {.compatible = "apm,xgene-gpio-sb", },
  118. {},
  119. };
  120. MODULE_DEVICE_TABLE(of, xgene_gpio_sb_of_match);
  121. static struct platform_driver xgene_gpio_sb_driver = {
  122. .driver = {
  123. .name = "xgene-gpio-sb",
  124. .of_match_table = xgene_gpio_sb_of_match,
  125. },
  126. .probe = xgene_gpio_sb_probe,
  127. .remove = xgene_gpio_sb_remove,
  128. };
  129. module_platform_driver(xgene_gpio_sb_driver);
  130. MODULE_AUTHOR("AppliedMicro");
  131. MODULE_DESCRIPTION("APM X-Gene GPIO Standby driver");
  132. MODULE_LICENSE("GPL");