mpic_pasemi_msi.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. /*
  2. * Copyright 2007, Olof Johansson, PA Semi
  3. *
  4. * Based on arch/powerpc/sysdev/mpic_u3msi.c:
  5. *
  6. * Copyright 2006, Segher Boessenkool, IBM Corporation.
  7. * Copyright 2006-2007, Michael Ellerman, IBM Corporation.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; version 2 of the
  12. * License.
  13. *
  14. */
  15. #undef DEBUG
  16. #include <linux/irq.h>
  17. #include <linux/msi.h>
  18. #include <asm/mpic.h>
  19. #include <asm/prom.h>
  20. #include <asm/hw_irq.h>
  21. #include <asm/ppc-pci.h>
  22. #include <asm/msi_bitmap.h>
  23. #include "mpic.h"
  24. /* Allocate 16 interrupts per device, to give an alignment of 16,
  25. * since that's the size of the grouping w.r.t. affinity. If someone
  26. * needs more than 32 MSI's down the road we'll have to rethink this,
  27. * but it should be OK for now.
  28. */
  29. #define ALLOC_CHUNK 16
  30. #define PASEMI_MSI_ADDR 0xfc080000
  31. /* A bit ugly, can we get this from the pci_dev somehow? */
  32. static struct mpic *msi_mpic;
  33. static void mpic_pasemi_msi_mask_irq(struct irq_data *data)
  34. {
  35. pr_debug("mpic_pasemi_msi_mask_irq %d\n", data->irq);
  36. pci_msi_mask_irq(data);
  37. mpic_mask_irq(data);
  38. }
  39. static void mpic_pasemi_msi_unmask_irq(struct irq_data *data)
  40. {
  41. pr_debug("mpic_pasemi_msi_unmask_irq %d\n", data->irq);
  42. mpic_unmask_irq(data);
  43. pci_msi_unmask_irq(data);
  44. }
  45. static struct irq_chip mpic_pasemi_msi_chip = {
  46. .irq_shutdown = mpic_pasemi_msi_mask_irq,
  47. .irq_mask = mpic_pasemi_msi_mask_irq,
  48. .irq_unmask = mpic_pasemi_msi_unmask_irq,
  49. .irq_eoi = mpic_end_irq,
  50. .irq_set_type = mpic_set_irq_type,
  51. .irq_set_affinity = mpic_set_affinity,
  52. .name = "PASEMI-MSI",
  53. };
  54. static void pasemi_msi_teardown_msi_irqs(struct pci_dev *pdev)
  55. {
  56. struct msi_desc *entry;
  57. pr_debug("pasemi_msi_teardown_msi_irqs, pdev %p\n", pdev);
  58. list_for_each_entry(entry, &pdev->msi_list, list) {
  59. if (entry->irq == NO_IRQ)
  60. continue;
  61. irq_set_msi_desc(entry->irq, NULL);
  62. msi_bitmap_free_hwirqs(&msi_mpic->msi_bitmap,
  63. virq_to_hw(entry->irq), ALLOC_CHUNK);
  64. irq_dispose_mapping(entry->irq);
  65. }
  66. return;
  67. }
  68. static int pasemi_msi_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type)
  69. {
  70. unsigned int virq;
  71. struct msi_desc *entry;
  72. struct msi_msg msg;
  73. int hwirq;
  74. if (type == PCI_CAP_ID_MSIX)
  75. pr_debug("pasemi_msi: MSI-X untested, trying anyway\n");
  76. pr_debug("pasemi_msi_setup_msi_irqs, pdev %p nvec %d type %d\n",
  77. pdev, nvec, type);
  78. msg.address_hi = 0;
  79. msg.address_lo = PASEMI_MSI_ADDR;
  80. list_for_each_entry(entry, &pdev->msi_list, list) {
  81. /* Allocate 16 interrupts for now, since that's the grouping for
  82. * affinity. This can be changed later if it turns out 32 is too
  83. * few MSIs for someone, but restrictions will apply to how the
  84. * sources can be changed independently.
  85. */
  86. hwirq = msi_bitmap_alloc_hwirqs(&msi_mpic->msi_bitmap,
  87. ALLOC_CHUNK);
  88. if (hwirq < 0) {
  89. pr_debug("pasemi_msi: failed allocating hwirq\n");
  90. return hwirq;
  91. }
  92. virq = irq_create_mapping(msi_mpic->irqhost, hwirq);
  93. if (virq == NO_IRQ) {
  94. pr_debug("pasemi_msi: failed mapping hwirq 0x%x\n",
  95. hwirq);
  96. msi_bitmap_free_hwirqs(&msi_mpic->msi_bitmap, hwirq,
  97. ALLOC_CHUNK);
  98. return -ENOSPC;
  99. }
  100. /* Vector on MSI is really an offset, the hardware adds
  101. * it to the value written at the magic address. So set
  102. * it to 0 to remain sane.
  103. */
  104. mpic_set_vector(virq, 0);
  105. irq_set_msi_desc(virq, entry);
  106. irq_set_chip(virq, &mpic_pasemi_msi_chip);
  107. irq_set_irq_type(virq, IRQ_TYPE_EDGE_RISING);
  108. pr_debug("pasemi_msi: allocated virq 0x%x (hw 0x%x) " \
  109. "addr 0x%x\n", virq, hwirq, msg.address_lo);
  110. /* Likewise, the device writes [0...511] into the target
  111. * register to generate MSI [512...1023]
  112. */
  113. msg.data = hwirq-0x200;
  114. pci_write_msi_msg(virq, &msg);
  115. }
  116. return 0;
  117. }
  118. int mpic_pasemi_msi_init(struct mpic *mpic)
  119. {
  120. int rc;
  121. if (!mpic->irqhost->of_node ||
  122. !of_device_is_compatible(mpic->irqhost->of_node,
  123. "pasemi,pwrficient-openpic"))
  124. return -ENODEV;
  125. rc = mpic_msi_init_allocator(mpic);
  126. if (rc) {
  127. pr_debug("pasemi_msi: Error allocating bitmap!\n");
  128. return rc;
  129. }
  130. pr_debug("pasemi_msi: Registering PA Semi MPIC MSI callbacks\n");
  131. msi_mpic = mpic;
  132. WARN_ON(ppc_md.setup_msi_irqs);
  133. ppc_md.setup_msi_irqs = pasemi_msi_setup_msi_irqs;
  134. ppc_md.teardown_msi_irqs = pasemi_msi_teardown_msi_irqs;
  135. return 0;
  136. }