rs.h 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  9. * Copyright(c) 2017 Intel Deutschland GmbH
  10. * Copyright(c) 2018 Intel Corporation
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of version 2 of the GNU General Public License as
  14. * published by the Free Software Foundation.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  19. * General Public License for more details.
  20. *
  21. * The full GNU General Public License is included in this distribution
  22. * in the file called COPYING.
  23. *
  24. * Contact Information:
  25. * Intel Linux Wireless <linuxwifi@intel.com>
  26. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  27. *
  28. * BSD LICENSE
  29. *
  30. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  31. * Copyright(c) 2017 Intel Deutschland GmbH
  32. * Copyright(c) 2018 Intel Corporation
  33. * All rights reserved.
  34. *
  35. * Redistribution and use in source and binary forms, with or without
  36. * modification, are permitted provided that the following conditions
  37. * are met:
  38. *
  39. * * Redistributions of source code must retain the above copyright
  40. * notice, this list of conditions and the following disclaimer.
  41. * * Redistributions in binary form must reproduce the above copyright
  42. * notice, this list of conditions and the following disclaimer in
  43. * the documentation and/or other materials provided with the
  44. * distribution.
  45. * * Neither the name Intel Corporation nor the names of its
  46. * contributors may be used to endorse or promote products derived
  47. * from this software without specific prior written permission.
  48. *
  49. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  50. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  51. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  52. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  53. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  54. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  55. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  56. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  57. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  58. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  59. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  60. *****************************************************************************/
  61. #ifndef __iwl_fw_api_rs_h__
  62. #define __iwl_fw_api_rs_h__
  63. #include "mac.h"
  64. /**
  65. * enum iwl_tlc_mng_cfg_flags_enum - options for TLC config flags
  66. * @IWL_TLC_MNG_CFG_FLAGS_STBC_MSK: enable STBC
  67. * @IWL_TLC_MNG_CFG_FLAGS_LDPC_MSK: enable LDPC
  68. */
  69. enum iwl_tlc_mng_cfg_flags {
  70. IWL_TLC_MNG_CFG_FLAGS_STBC_MSK = BIT(0),
  71. IWL_TLC_MNG_CFG_FLAGS_LDPC_MSK = BIT(1),
  72. };
  73. /**
  74. * enum iwl_tlc_mng_cfg_cw - channel width options
  75. * @IWL_TLC_MNG_CH_WIDTH_20MHZ: 20MHZ channel
  76. * @IWL_TLC_MNG_CH_WIDTH_40MHZ: 40MHZ channel
  77. * @IWL_TLC_MNG_CH_WIDTH_80MHZ: 80MHZ channel
  78. * @IWL_TLC_MNG_CH_WIDTH_160MHZ: 160MHZ channel
  79. * @IWL_TLC_MNG_CH_WIDTH_LAST: maximum value
  80. */
  81. enum iwl_tlc_mng_cfg_cw {
  82. IWL_TLC_MNG_CH_WIDTH_20MHZ,
  83. IWL_TLC_MNG_CH_WIDTH_40MHZ,
  84. IWL_TLC_MNG_CH_WIDTH_80MHZ,
  85. IWL_TLC_MNG_CH_WIDTH_160MHZ,
  86. IWL_TLC_MNG_CH_WIDTH_LAST = IWL_TLC_MNG_CH_WIDTH_160MHZ,
  87. };
  88. /**
  89. * enum iwl_tlc_mng_cfg_chains - possible chains
  90. * @IWL_TLC_MNG_CHAIN_A_MSK: chain A
  91. * @IWL_TLC_MNG_CHAIN_B_MSK: chain B
  92. */
  93. enum iwl_tlc_mng_cfg_chains {
  94. IWL_TLC_MNG_CHAIN_A_MSK = BIT(0),
  95. IWL_TLC_MNG_CHAIN_B_MSK = BIT(1),
  96. };
  97. /**
  98. * enum iwl_tlc_mng_cfg_mode - supported modes
  99. * @IWL_TLC_MNG_MODE_CCK: enable CCK
  100. * @IWL_TLC_MNG_MODE_OFDM_NON_HT: enable OFDM (non HT)
  101. * @IWL_TLC_MNG_MODE_NON_HT: enable non HT
  102. * @IWL_TLC_MNG_MODE_HT: enable HT
  103. * @IWL_TLC_MNG_MODE_VHT: enable VHT
  104. * @IWL_TLC_MNG_MODE_HE: enable HE
  105. * @IWL_TLC_MNG_MODE_INVALID: invalid value
  106. * @IWL_TLC_MNG_MODE_NUM: a count of possible modes
  107. */
  108. enum iwl_tlc_mng_cfg_mode {
  109. IWL_TLC_MNG_MODE_CCK = 0,
  110. IWL_TLC_MNG_MODE_OFDM_NON_HT = IWL_TLC_MNG_MODE_CCK,
  111. IWL_TLC_MNG_MODE_NON_HT = IWL_TLC_MNG_MODE_CCK,
  112. IWL_TLC_MNG_MODE_HT,
  113. IWL_TLC_MNG_MODE_VHT,
  114. IWL_TLC_MNG_MODE_HE,
  115. IWL_TLC_MNG_MODE_INVALID,
  116. IWL_TLC_MNG_MODE_NUM = IWL_TLC_MNG_MODE_INVALID,
  117. };
  118. /**
  119. * enum iwl_tlc_mng_ht_rates - HT/VHT/HE rates
  120. * @IWL_TLC_MNG_HT_RATE_MCS0: index of MCS0
  121. * @IWL_TLC_MNG_HT_RATE_MCS1: index of MCS1
  122. * @IWL_TLC_MNG_HT_RATE_MCS2: index of MCS2
  123. * @IWL_TLC_MNG_HT_RATE_MCS3: index of MCS3
  124. * @IWL_TLC_MNG_HT_RATE_MCS4: index of MCS4
  125. * @IWL_TLC_MNG_HT_RATE_MCS5: index of MCS5
  126. * @IWL_TLC_MNG_HT_RATE_MCS6: index of MCS6
  127. * @IWL_TLC_MNG_HT_RATE_MCS7: index of MCS7
  128. * @IWL_TLC_MNG_HT_RATE_MCS8: index of MCS8
  129. * @IWL_TLC_MNG_HT_RATE_MCS9: index of MCS9
  130. * @IWL_TLC_MNG_HT_RATE_MCS10: index of MCS10
  131. * @IWL_TLC_MNG_HT_RATE_MCS11: index of MCS11
  132. * @IWL_TLC_MNG_HT_RATE_MAX: maximal rate for HT/VHT
  133. */
  134. enum iwl_tlc_mng_ht_rates {
  135. IWL_TLC_MNG_HT_RATE_MCS0 = 0,
  136. IWL_TLC_MNG_HT_RATE_MCS1,
  137. IWL_TLC_MNG_HT_RATE_MCS2,
  138. IWL_TLC_MNG_HT_RATE_MCS3,
  139. IWL_TLC_MNG_HT_RATE_MCS4,
  140. IWL_TLC_MNG_HT_RATE_MCS5,
  141. IWL_TLC_MNG_HT_RATE_MCS6,
  142. IWL_TLC_MNG_HT_RATE_MCS7,
  143. IWL_TLC_MNG_HT_RATE_MCS8,
  144. IWL_TLC_MNG_HT_RATE_MCS9,
  145. IWL_TLC_MNG_HT_RATE_MCS10,
  146. IWL_TLC_MNG_HT_RATE_MCS11,
  147. IWL_TLC_MNG_HT_RATE_MAX = IWL_TLC_MNG_HT_RATE_MCS11,
  148. };
  149. /* Maximum supported tx antennas number */
  150. #define MAX_NSS 2
  151. /**
  152. * struct tlc_config_cmd - TLC configuration
  153. * @sta_id: station id
  154. * @reserved1: reserved
  155. * @max_ch_width: max supported channel width from @enum iwl_tlc_mng_cfg_cw
  156. * @mode: &enum iwl_tlc_mng_cfg_mode
  157. * @chains: bitmask of &enum iwl_tlc_mng_cfg_chains
  158. * @amsdu: TX amsdu is supported
  159. * @flags: bitmask of &enum iwl_tlc_mng_cfg_flags
  160. * @non_ht_rates: bitmap of supported legacy rates
  161. * @ht_rates: bitmap of &enum iwl_tlc_mng_ht_rates, per <nss, channel-width>
  162. * pair (0 - 80mhz width and below, 1 - 160mhz).
  163. * @max_mpdu_len: max MPDU length, in bytes
  164. * @sgi_ch_width_supp: bitmap of SGI support per channel width
  165. * use BIT(@enum iwl_tlc_mng_cfg_cw)
  166. * @reserved2: reserved
  167. */
  168. struct iwl_tlc_config_cmd {
  169. u8 sta_id;
  170. u8 reserved1[3];
  171. u8 max_ch_width;
  172. u8 mode;
  173. u8 chains;
  174. u8 amsdu;
  175. __le16 flags;
  176. __le16 non_ht_rates;
  177. __le16 ht_rates[MAX_NSS][2];
  178. __le16 max_mpdu_len;
  179. u8 sgi_ch_width_supp;
  180. u8 reserved2[1];
  181. } __packed; /* TLC_MNG_CONFIG_CMD_API_S_VER_2 */
  182. /**
  183. * enum iwl_tlc_update_flags - updated fields
  184. * @IWL_TLC_NOTIF_FLAG_RATE: last initial rate update
  185. * @IWL_TLC_NOTIF_FLAG_AMSDU: umsdu parameters update
  186. */
  187. enum iwl_tlc_update_flags {
  188. IWL_TLC_NOTIF_FLAG_RATE = BIT(0),
  189. IWL_TLC_NOTIF_FLAG_AMSDU = BIT(1),
  190. };
  191. /**
  192. * struct iwl_tlc_update_notif - TLC notification from FW
  193. * @sta_id: station id
  194. * @reserved: reserved
  195. * @flags: bitmap of notifications reported
  196. * @rate: current initial rate
  197. * @amsdu_size: Max AMSDU size, in bytes
  198. * @amsdu_enabled: bitmap for per-TID AMSDU enablement
  199. */
  200. struct iwl_tlc_update_notif {
  201. u8 sta_id;
  202. u8 reserved[3];
  203. __le32 flags;
  204. __le32 rate;
  205. __le32 amsdu_size;
  206. __le32 amsdu_enabled;
  207. } __packed; /* TLC_MNG_UPDATE_NTFY_API_S_VER_2 */
  208. /**
  209. * enum iwl_tlc_debug_flags - debug options
  210. * @IWL_TLC_DEBUG_FIXED_RATE: set fixed rate for rate scaling
  211. * @IWL_TLC_DEBUG_STATS_TH: threshold for sending statistics to the driver, in
  212. * frames
  213. * @IWL_TLC_DEBUG_STATS_TIME_TH: threshold for sending statistics to the
  214. * driver, in msec
  215. * @IWL_TLC_DEBUG_AGG_TIME_LIM: time limit for a BA session
  216. * @IWL_TLC_DEBUG_AGG_DIS_START_TH: frame with try-count greater than this
  217. * threshold should not start an aggregation session
  218. * @IWL_TLC_DEBUG_AGG_FRAME_CNT_LIM: set max number of frames in an aggregation
  219. * @IWL_TLC_DEBUG_RENEW_ADDBA_DELAY: delay between retries of ADD BA
  220. * @IWL_TLC_DEBUG_START_AC_RATE_IDX: frames per second to start a BA session
  221. * @IWL_TLC_DEBUG_NO_FAR_RANGE_TWEAK: disable BW scaling
  222. */
  223. enum iwl_tlc_debug_flags {
  224. IWL_TLC_DEBUG_FIXED_RATE,
  225. IWL_TLC_DEBUG_STATS_TH,
  226. IWL_TLC_DEBUG_STATS_TIME_TH,
  227. IWL_TLC_DEBUG_AGG_TIME_LIM,
  228. IWL_TLC_DEBUG_AGG_DIS_START_TH,
  229. IWL_TLC_DEBUG_AGG_FRAME_CNT_LIM,
  230. IWL_TLC_DEBUG_RENEW_ADDBA_DELAY,
  231. IWL_TLC_DEBUG_START_AC_RATE_IDX,
  232. IWL_TLC_DEBUG_NO_FAR_RANGE_TWEAK,
  233. }; /* TLC_MNG_DEBUG_FLAGS_API_E_VER_1 */
  234. /**
  235. * struct iwl_dhc_tlc_dbg - fixed debug config
  236. * @sta_id: bit 0 - enable/disable, bits 1 - 7 hold station id
  237. * @reserved1: reserved
  238. * @flags: bitmap of %IWL_TLC_DEBUG_\*
  239. * @fixed_rate: rate value
  240. * @stats_threshold: if number of tx-ed frames is greater, send statistics
  241. * @time_threshold: statistics threshold in usec
  242. * @agg_time_lim: max agg time
  243. * @agg_dis_start_threshold: frames with try-cont greater than this count will
  244. * not be aggregated
  245. * @agg_frame_count_lim: agg size
  246. * @addba_retry_delay: delay between retries of ADD BA
  247. * @start_ac_rate_idx: frames per second to start a BA session
  248. * @no_far_range_tweak: disable BW scaling
  249. * @reserved2: reserved
  250. */
  251. struct iwl_dhc_tlc_cmd {
  252. u8 sta_id;
  253. u8 reserved1[3];
  254. __le32 flags;
  255. __le32 fixed_rate;
  256. __le16 stats_threshold;
  257. __le16 time_threshold;
  258. __le16 agg_time_lim;
  259. __le16 agg_dis_start_threshold;
  260. __le16 agg_frame_count_lim;
  261. __le16 addba_retry_delay;
  262. u8 start_ac_rate_idx[IEEE80211_NUM_ACS];
  263. u8 no_far_range_tweak;
  264. u8 reserved2[3];
  265. } __packed;
  266. /*
  267. * These serve as indexes into
  268. * struct iwl_rate_info fw_rate_idx_to_plcp[IWL_RATE_COUNT];
  269. * TODO: avoid overlap between legacy and HT rates
  270. */
  271. enum {
  272. IWL_RATE_1M_INDEX = 0,
  273. IWL_FIRST_CCK_RATE = IWL_RATE_1M_INDEX,
  274. IWL_RATE_2M_INDEX,
  275. IWL_RATE_5M_INDEX,
  276. IWL_RATE_11M_INDEX,
  277. IWL_LAST_CCK_RATE = IWL_RATE_11M_INDEX,
  278. IWL_RATE_6M_INDEX,
  279. IWL_FIRST_OFDM_RATE = IWL_RATE_6M_INDEX,
  280. IWL_RATE_MCS_0_INDEX = IWL_RATE_6M_INDEX,
  281. IWL_FIRST_HT_RATE = IWL_RATE_MCS_0_INDEX,
  282. IWL_FIRST_VHT_RATE = IWL_RATE_MCS_0_INDEX,
  283. IWL_RATE_9M_INDEX,
  284. IWL_RATE_12M_INDEX,
  285. IWL_RATE_MCS_1_INDEX = IWL_RATE_12M_INDEX,
  286. IWL_RATE_18M_INDEX,
  287. IWL_RATE_MCS_2_INDEX = IWL_RATE_18M_INDEX,
  288. IWL_RATE_24M_INDEX,
  289. IWL_RATE_MCS_3_INDEX = IWL_RATE_24M_INDEX,
  290. IWL_RATE_36M_INDEX,
  291. IWL_RATE_MCS_4_INDEX = IWL_RATE_36M_INDEX,
  292. IWL_RATE_48M_INDEX,
  293. IWL_RATE_MCS_5_INDEX = IWL_RATE_48M_INDEX,
  294. IWL_RATE_54M_INDEX,
  295. IWL_RATE_MCS_6_INDEX = IWL_RATE_54M_INDEX,
  296. IWL_LAST_NON_HT_RATE = IWL_RATE_54M_INDEX,
  297. IWL_RATE_60M_INDEX,
  298. IWL_RATE_MCS_7_INDEX = IWL_RATE_60M_INDEX,
  299. IWL_LAST_HT_RATE = IWL_RATE_MCS_7_INDEX,
  300. IWL_RATE_MCS_8_INDEX,
  301. IWL_RATE_MCS_9_INDEX,
  302. IWL_LAST_VHT_RATE = IWL_RATE_MCS_9_INDEX,
  303. IWL_RATE_MCS_10_INDEX,
  304. IWL_RATE_MCS_11_INDEX,
  305. IWL_LAST_HE_RATE = IWL_RATE_MCS_11_INDEX,
  306. IWL_RATE_COUNT_LEGACY = IWL_LAST_NON_HT_RATE + 1,
  307. IWL_RATE_COUNT = IWL_LAST_HE_RATE + 1,
  308. };
  309. #define IWL_RATE_BIT_MSK(r) BIT(IWL_RATE_##r##M_INDEX)
  310. /* fw API values for legacy bit rates, both OFDM and CCK */
  311. enum {
  312. IWL_RATE_6M_PLCP = 13,
  313. IWL_RATE_9M_PLCP = 15,
  314. IWL_RATE_12M_PLCP = 5,
  315. IWL_RATE_18M_PLCP = 7,
  316. IWL_RATE_24M_PLCP = 9,
  317. IWL_RATE_36M_PLCP = 11,
  318. IWL_RATE_48M_PLCP = 1,
  319. IWL_RATE_54M_PLCP = 3,
  320. IWL_RATE_1M_PLCP = 10,
  321. IWL_RATE_2M_PLCP = 20,
  322. IWL_RATE_5M_PLCP = 55,
  323. IWL_RATE_11M_PLCP = 110,
  324. IWL_RATE_INVM_PLCP = -1,
  325. };
  326. /*
  327. * rate_n_flags bit fields
  328. *
  329. * The 32-bit value has different layouts in the low 8 bites depending on the
  330. * format. There are three formats, HT, VHT and legacy (11abg, with subformats
  331. * for CCK and OFDM).
  332. *
  333. * High-throughput (HT) rate format
  334. * bit 8 is 1, bit 26 is 0, bit 9 is 0 (OFDM)
  335. * Very High-throughput (VHT) rate format
  336. * bit 8 is 0, bit 26 is 1, bit 9 is 0 (OFDM)
  337. * Legacy OFDM rate format for bits 7:0
  338. * bit 8 is 0, bit 26 is 0, bit 9 is 0 (OFDM)
  339. * Legacy CCK rate format for bits 7:0:
  340. * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK)
  341. */
  342. /* Bit 8: (1) HT format, (0) legacy or VHT format */
  343. #define RATE_MCS_HT_POS 8
  344. #define RATE_MCS_HT_MSK (1 << RATE_MCS_HT_POS)
  345. /* Bit 9: (1) CCK, (0) OFDM. HT (bit 8) must be "0" for this bit to be valid */
  346. #define RATE_MCS_CCK_POS 9
  347. #define RATE_MCS_CCK_MSK (1 << RATE_MCS_CCK_POS)
  348. /* Bit 26: (1) VHT format, (0) legacy format in bits 8:0 */
  349. #define RATE_MCS_VHT_POS 26
  350. #define RATE_MCS_VHT_MSK (1 << RATE_MCS_VHT_POS)
  351. /*
  352. * High-throughput (HT) rate format for bits 7:0
  353. *
  354. * 2-0: MCS rate base
  355. * 0) 6 Mbps
  356. * 1) 12 Mbps
  357. * 2) 18 Mbps
  358. * 3) 24 Mbps
  359. * 4) 36 Mbps
  360. * 5) 48 Mbps
  361. * 6) 54 Mbps
  362. * 7) 60 Mbps
  363. * 4-3: 0) Single stream (SISO)
  364. * 1) Dual stream (MIMO)
  365. * 2) Triple stream (MIMO)
  366. * 5: Value of 0x20 in bits 7:0 indicates 6 Mbps HT40 duplicate data
  367. * (bits 7-6 are zero)
  368. *
  369. * Together the low 5 bits work out to the MCS index because we don't
  370. * support MCSes above 15/23, and 0-7 have one stream, 8-15 have two
  371. * streams and 16-23 have three streams. We could also support MCS 32
  372. * which is the duplicate 20 MHz MCS (bit 5 set, all others zero.)
  373. */
  374. #define RATE_HT_MCS_RATE_CODE_MSK 0x7
  375. #define RATE_HT_MCS_NSS_POS 3
  376. #define RATE_HT_MCS_NSS_MSK (3 << RATE_HT_MCS_NSS_POS)
  377. /* Bit 10: (1) Use Green Field preamble */
  378. #define RATE_HT_MCS_GF_POS 10
  379. #define RATE_HT_MCS_GF_MSK (1 << RATE_HT_MCS_GF_POS)
  380. #define RATE_HT_MCS_INDEX_MSK 0x3f
  381. /*
  382. * Very High-throughput (VHT) rate format for bits 7:0
  383. *
  384. * 3-0: VHT MCS (0-9)
  385. * 5-4: number of streams - 1:
  386. * 0) Single stream (SISO)
  387. * 1) Dual stream (MIMO)
  388. * 2) Triple stream (MIMO)
  389. */
  390. /* Bit 4-5: (0) SISO, (1) MIMO2 (2) MIMO3 */
  391. #define RATE_VHT_MCS_RATE_CODE_MSK 0xf
  392. #define RATE_VHT_MCS_NSS_POS 4
  393. #define RATE_VHT_MCS_NSS_MSK (3 << RATE_VHT_MCS_NSS_POS)
  394. /*
  395. * Legacy OFDM rate format for bits 7:0
  396. *
  397. * 3-0: 0xD) 6 Mbps
  398. * 0xF) 9 Mbps
  399. * 0x5) 12 Mbps
  400. * 0x7) 18 Mbps
  401. * 0x9) 24 Mbps
  402. * 0xB) 36 Mbps
  403. * 0x1) 48 Mbps
  404. * 0x3) 54 Mbps
  405. * (bits 7-4 are 0)
  406. *
  407. * Legacy CCK rate format for bits 7:0:
  408. * bit 8 is 0, bit 26 is 0, bit 9 is 1 (CCK):
  409. *
  410. * 6-0: 10) 1 Mbps
  411. * 20) 2 Mbps
  412. * 55) 5.5 Mbps
  413. * 110) 11 Mbps
  414. * (bit 7 is 0)
  415. */
  416. #define RATE_LEGACY_RATE_MSK 0xff
  417. /* Bit 10 - OFDM HE */
  418. #define RATE_MCS_HE_POS 10
  419. #define RATE_MCS_HE_MSK BIT(RATE_MCS_HE_POS)
  420. /*
  421. * Bit 11-12: (0) 20MHz, (1) 40MHz, (2) 80MHz, (3) 160MHz
  422. * 0 and 1 are valid for HT and VHT, 2 and 3 only for VHT
  423. */
  424. #define RATE_MCS_CHAN_WIDTH_POS 11
  425. #define RATE_MCS_CHAN_WIDTH_MSK (3 << RATE_MCS_CHAN_WIDTH_POS)
  426. #define RATE_MCS_CHAN_WIDTH_20 (0 << RATE_MCS_CHAN_WIDTH_POS)
  427. #define RATE_MCS_CHAN_WIDTH_40 (1 << RATE_MCS_CHAN_WIDTH_POS)
  428. #define RATE_MCS_CHAN_WIDTH_80 (2 << RATE_MCS_CHAN_WIDTH_POS)
  429. #define RATE_MCS_CHAN_WIDTH_160 (3 << RATE_MCS_CHAN_WIDTH_POS)
  430. /* Bit 13: (1) Short guard interval (0.4 usec), (0) normal GI (0.8 usec) */
  431. #define RATE_MCS_SGI_POS 13
  432. #define RATE_MCS_SGI_MSK (1 << RATE_MCS_SGI_POS)
  433. /* Bit 14-16: Antenna selection (1) Ant A, (2) Ant B, (4) Ant C */
  434. #define RATE_MCS_ANT_POS 14
  435. #define RATE_MCS_ANT_A_MSK (1 << RATE_MCS_ANT_POS)
  436. #define RATE_MCS_ANT_B_MSK (2 << RATE_MCS_ANT_POS)
  437. #define RATE_MCS_ANT_C_MSK (4 << RATE_MCS_ANT_POS)
  438. #define RATE_MCS_ANT_AB_MSK (RATE_MCS_ANT_A_MSK | \
  439. RATE_MCS_ANT_B_MSK)
  440. #define RATE_MCS_ANT_ABC_MSK (RATE_MCS_ANT_AB_MSK | \
  441. RATE_MCS_ANT_C_MSK)
  442. #define RATE_MCS_ANT_MSK RATE_MCS_ANT_ABC_MSK
  443. /* Bit 17: (0) SS, (1) SS*2 */
  444. #define RATE_MCS_STBC_POS 17
  445. #define RATE_MCS_STBC_MSK BIT(RATE_MCS_STBC_POS)
  446. /* Bit 18: OFDM-HE dual carrier mode */
  447. #define RATE_HE_DUAL_CARRIER_MODE 18
  448. #define RATE_HE_DUAL_CARRIER_MODE_MSK BIT(RATE_HE_DUAL_CARRIER_MODE)
  449. /* Bit 19: (0) Beamforming is off, (1) Beamforming is on */
  450. #define RATE_MCS_BF_POS 19
  451. #define RATE_MCS_BF_MSK (1 << RATE_MCS_BF_POS)
  452. /*
  453. * Bit 20-21: HE LTF type and guard interval
  454. * HE (ext) SU:
  455. * 0 1xLTF+0.8us
  456. * 1 2xLTF+0.8us
  457. * 2 2xLTF+1.6us
  458. * 3 & SGI (bit 13) clear 4xLTF+3.2us
  459. * 3 & SGI (bit 13) set 4xLTF+0.8us
  460. * HE MU:
  461. * 0 4xLTF+0.8us
  462. * 1 2xLTF+0.8us
  463. * 2 2xLTF+1.6us
  464. * 3 4xLTF+3.2us
  465. * HE TRIG:
  466. * 0 1xLTF+1.6us
  467. * 1 2xLTF+1.6us
  468. * 2 4xLTF+3.2us
  469. * 3 (does not occur)
  470. */
  471. #define RATE_MCS_HE_GI_LTF_POS 20
  472. #define RATE_MCS_HE_GI_LTF_MSK (3 << RATE_MCS_HE_GI_LTF_POS)
  473. /* Bit 22-23: HE type. (0) SU, (1) SU_EXT, (2) MU, (3) trigger based */
  474. #define RATE_MCS_HE_TYPE_POS 22
  475. #define RATE_MCS_HE_TYPE_SU (0 << RATE_MCS_HE_TYPE_POS)
  476. #define RATE_MCS_HE_TYPE_EXT_SU (1 << RATE_MCS_HE_TYPE_POS)
  477. #define RATE_MCS_HE_TYPE_MU (2 << RATE_MCS_HE_TYPE_POS)
  478. #define RATE_MCS_HE_TYPE_TRIG (3 << RATE_MCS_HE_TYPE_POS)
  479. #define RATE_MCS_HE_TYPE_MSK (3 << RATE_MCS_HE_TYPE_POS)
  480. /* Bit 24-25: (0) 20MHz (no dup), (1) 2x20MHz, (2) 4x20MHz, 3 8x20MHz */
  481. #define RATE_MCS_DUP_POS 24
  482. #define RATE_MCS_DUP_MSK (3 << RATE_MCS_DUP_POS)
  483. /* Bit 27: (1) LDPC enabled, (0) LDPC disabled */
  484. #define RATE_MCS_LDPC_POS 27
  485. #define RATE_MCS_LDPC_MSK (1 << RATE_MCS_LDPC_POS)
  486. /* Bit 28: (1) 106-tone RX (8 MHz RU), (0) normal bandwidth */
  487. #define RATE_MCS_HE_106T_POS 28
  488. #define RATE_MCS_HE_106T_MSK (1 << RATE_MCS_HE_106T_POS)
  489. /* Link Quality definitions */
  490. /* # entries in rate scale table to support Tx retries */
  491. #define LQ_MAX_RETRY_NUM 16
  492. /* Link quality command flags bit fields */
  493. /* Bit 0: (0) Don't use RTS (1) Use RTS */
  494. #define LQ_FLAG_USE_RTS_POS 0
  495. #define LQ_FLAG_USE_RTS_MSK (1 << LQ_FLAG_USE_RTS_POS)
  496. /* Bit 1-3: LQ command color. Used to match responses to LQ commands */
  497. #define LQ_FLAG_COLOR_POS 1
  498. #define LQ_FLAG_COLOR_MSK (7 << LQ_FLAG_COLOR_POS)
  499. #define LQ_FLAG_COLOR_GET(_f) (((_f) & LQ_FLAG_COLOR_MSK) >>\
  500. LQ_FLAG_COLOR_POS)
  501. #define LQ_FLAGS_COLOR_INC(_c) ((((_c) + 1) << LQ_FLAG_COLOR_POS) &\
  502. LQ_FLAG_COLOR_MSK)
  503. #define LQ_FLAG_COLOR_SET(_f, _c) ((_c) | ((_f) & ~LQ_FLAG_COLOR_MSK))
  504. /* Bit 4-5: Tx RTS BW Signalling
  505. * (0) No RTS BW signalling
  506. * (1) Static BW signalling
  507. * (2) Dynamic BW signalling
  508. */
  509. #define LQ_FLAG_RTS_BW_SIG_POS 4
  510. #define LQ_FLAG_RTS_BW_SIG_NONE (0 << LQ_FLAG_RTS_BW_SIG_POS)
  511. #define LQ_FLAG_RTS_BW_SIG_STATIC (1 << LQ_FLAG_RTS_BW_SIG_POS)
  512. #define LQ_FLAG_RTS_BW_SIG_DYNAMIC (2 << LQ_FLAG_RTS_BW_SIG_POS)
  513. /* Bit 6: (0) No dynamic BW selection (1) Allow dynamic BW selection
  514. * Dyanmic BW selection allows Tx with narrower BW then requested in rates
  515. */
  516. #define LQ_FLAG_DYNAMIC_BW_POS 6
  517. #define LQ_FLAG_DYNAMIC_BW_MSK (1 << LQ_FLAG_DYNAMIC_BW_POS)
  518. /* Single Stream Tx Parameters (lq_cmd->ss_params)
  519. * Flags to control a smart FW decision about whether BFER/STBC/SISO will be
  520. * used for single stream Tx.
  521. */
  522. /* Bit 0-1: Max STBC streams allowed. Can be 0-3.
  523. * (0) - No STBC allowed
  524. * (1) - 2x1 STBC allowed (HT/VHT)
  525. * (2) - 4x2 STBC allowed (HT/VHT)
  526. * (3) - 3x2 STBC allowed (HT only)
  527. * All our chips are at most 2 antennas so only (1) is valid for now.
  528. */
  529. #define LQ_SS_STBC_ALLOWED_POS 0
  530. #define LQ_SS_STBC_ALLOWED_MSK (3 << LQ_SS_STBC_ALLOWED_MSK)
  531. /* 2x1 STBC is allowed */
  532. #define LQ_SS_STBC_1SS_ALLOWED (1 << LQ_SS_STBC_ALLOWED_POS)
  533. /* Bit 2: Beamformer (VHT only) is allowed */
  534. #define LQ_SS_BFER_ALLOWED_POS 2
  535. #define LQ_SS_BFER_ALLOWED (1 << LQ_SS_BFER_ALLOWED_POS)
  536. /* Bit 3: Force BFER or STBC for testing
  537. * If this is set:
  538. * If BFER is allowed then force the ucode to choose BFER else
  539. * If STBC is allowed then force the ucode to choose STBC over SISO
  540. */
  541. #define LQ_SS_FORCE_POS 3
  542. #define LQ_SS_FORCE (1 << LQ_SS_FORCE_POS)
  543. /* Bit 31: ss_params field is valid. Used for FW backward compatibility
  544. * with other drivers which don't support the ss_params API yet
  545. */
  546. #define LQ_SS_PARAMS_VALID_POS 31
  547. #define LQ_SS_PARAMS_VALID (1 << LQ_SS_PARAMS_VALID_POS)
  548. /**
  549. * struct iwl_lq_cmd - link quality command
  550. * @sta_id: station to update
  551. * @reduced_tpc: reduced transmit power control value
  552. * @control: not used
  553. * @flags: combination of LQ_FLAG_*
  554. * @mimo_delim: the first SISO index in rs_table, which separates MIMO
  555. * and SISO rates
  556. * @single_stream_ant_msk: best antenna for SISO (can be dual in CDD).
  557. * Should be ANT_[ABC]
  558. * @dual_stream_ant_msk: best antennas for MIMO, combination of ANT_[ABC]
  559. * @initial_rate_index: first index from rs_table per AC category
  560. * @agg_time_limit: aggregation max time threshold in usec/100, meaning
  561. * value of 100 is one usec. Range is 100 to 8000
  562. * @agg_disable_start_th: try-count threshold for starting aggregation.
  563. * If a frame has higher try-count, it should not be selected for
  564. * starting an aggregation sequence.
  565. * @agg_frame_cnt_limit: max frame count in an aggregation.
  566. * 0: no limit
  567. * 1: no aggregation (one frame per aggregation)
  568. * 2 - 0x3f: maximal number of frames (up to 3f == 63)
  569. * @reserved2: reserved
  570. * @rs_table: array of rates for each TX try, each is rate_n_flags,
  571. * meaning it is a combination of RATE_MCS_* and IWL_RATE_*_PLCP
  572. * @ss_params: single stream features. declare whether STBC or BFER are allowed.
  573. */
  574. struct iwl_lq_cmd {
  575. u8 sta_id;
  576. u8 reduced_tpc;
  577. __le16 control;
  578. /* LINK_QUAL_GENERAL_PARAMS_API_S_VER_1 */
  579. u8 flags;
  580. u8 mimo_delim;
  581. u8 single_stream_ant_msk;
  582. u8 dual_stream_ant_msk;
  583. u8 initial_rate_index[AC_NUM];
  584. /* LINK_QUAL_AGG_PARAMS_API_S_VER_1 */
  585. __le16 agg_time_limit;
  586. u8 agg_disable_start_th;
  587. u8 agg_frame_cnt_limit;
  588. __le32 reserved2;
  589. __le32 rs_table[LQ_MAX_RETRY_NUM];
  590. __le32 ss_params;
  591. }; /* LINK_QUALITY_CMD_API_S_VER_1 */
  592. #endif /* __iwl_fw_api_rs_h__ */