bdisp-v4l2.c 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) STMicroelectronics SA 2014
  4. * Authors: Fabien Dessenne <fabien.dessenne@st.com> for STMicroelectronics.
  5. */
  6. #include <linux/errno.h>
  7. #include <linux/interrupt.h>
  8. #include <linux/kernel.h>
  9. #include <linux/module.h>
  10. #include <linux/of.h>
  11. #include <linux/pm_runtime.h>
  12. #include <linux/slab.h>
  13. #include <media/v4l2-event.h>
  14. #include <media/v4l2-ioctl.h>
  15. #include "bdisp.h"
  16. #define BDISP_MAX_CTRL_NUM 10
  17. #define BDISP_WORK_TIMEOUT ((100 * HZ) / 1000)
  18. /* User configuration change */
  19. #define BDISP_PARAMS BIT(0) /* Config updated */
  20. #define BDISP_SRC_FMT BIT(1) /* Source set */
  21. #define BDISP_DST_FMT BIT(2) /* Destination set */
  22. #define BDISP_CTX_STOP_REQ BIT(3) /* Stop request */
  23. #define BDISP_CTX_ABORT BIT(4) /* Abort while device run */
  24. #define BDISP_MIN_W 1
  25. #define BDISP_MAX_W 8191
  26. #define BDISP_MIN_H 1
  27. #define BDISP_MAX_H 8191
  28. #define fh_to_ctx(__fh) container_of(__fh, struct bdisp_ctx, fh)
  29. enum bdisp_dev_flags {
  30. ST_M2M_OPEN, /* Driver opened */
  31. ST_M2M_RUNNING, /* HW device running */
  32. ST_M2M_SUSPENDED, /* Driver suspended */
  33. ST_M2M_SUSPENDING, /* Driver being suspended */
  34. };
  35. static const struct bdisp_fmt bdisp_formats[] = {
  36. /* ARGB888. [31:0] A:R:G:B 8:8:8:8 little endian */
  37. {
  38. .pixelformat = V4L2_PIX_FMT_ABGR32, /* is actually ARGB */
  39. .nb_planes = 1,
  40. .bpp = 32,
  41. .bpp_plane0 = 32,
  42. .w_align = 1,
  43. .h_align = 1
  44. },
  45. /* XRGB888. [31:0] x:R:G:B 8:8:8:8 little endian */
  46. {
  47. .pixelformat = V4L2_PIX_FMT_XBGR32, /* is actually xRGB */
  48. .nb_planes = 1,
  49. .bpp = 32,
  50. .bpp_plane0 = 32,
  51. .w_align = 1,
  52. .h_align = 1
  53. },
  54. /* RGB565. [15:0] R:G:B 5:6:5 little endian */
  55. {
  56. .pixelformat = V4L2_PIX_FMT_RGB565,
  57. .nb_planes = 1,
  58. .bpp = 16,
  59. .bpp_plane0 = 16,
  60. .w_align = 1,
  61. .h_align = 1
  62. },
  63. /* NV12. YUV420SP - 1 plane for Y + 1 plane for (CbCr) */
  64. {
  65. .pixelformat = V4L2_PIX_FMT_NV12,
  66. .nb_planes = 2,
  67. .bpp = 12,
  68. .bpp_plane0 = 8,
  69. .w_align = 2,
  70. .h_align = 2
  71. },
  72. /* RGB888. [23:0] B:G:R 8:8:8 little endian */
  73. {
  74. .pixelformat = V4L2_PIX_FMT_RGB24,
  75. .nb_planes = 1,
  76. .bpp = 24,
  77. .bpp_plane0 = 24,
  78. .w_align = 1,
  79. .h_align = 1
  80. },
  81. /* YU12. YUV420P - 1 plane for Y + 1 plane for Cb + 1 plane for Cr
  82. * To keep as the LAST element of this table (no support on capture)
  83. */
  84. {
  85. .pixelformat = V4L2_PIX_FMT_YUV420,
  86. .nb_planes = 3,
  87. .bpp = 12,
  88. .bpp_plane0 = 8,
  89. .w_align = 2,
  90. .h_align = 2
  91. }
  92. };
  93. /* Default format : HD ARGB32*/
  94. #define BDISP_DEF_WIDTH 1920
  95. #define BDISP_DEF_HEIGHT 1080
  96. static const struct bdisp_frame bdisp_dflt_fmt = {
  97. .width = BDISP_DEF_WIDTH,
  98. .height = BDISP_DEF_HEIGHT,
  99. .fmt = &bdisp_formats[0],
  100. .field = V4L2_FIELD_NONE,
  101. .bytesperline = BDISP_DEF_WIDTH * 4,
  102. .sizeimage = BDISP_DEF_WIDTH * BDISP_DEF_HEIGHT * 4,
  103. .colorspace = V4L2_COLORSPACE_REC709,
  104. .crop = {0, 0, BDISP_DEF_WIDTH, BDISP_DEF_HEIGHT},
  105. .paddr = {0, 0, 0, 0}
  106. };
  107. static inline void bdisp_ctx_state_lock_set(u32 state, struct bdisp_ctx *ctx)
  108. {
  109. unsigned long flags;
  110. spin_lock_irqsave(&ctx->bdisp_dev->slock, flags);
  111. ctx->state |= state;
  112. spin_unlock_irqrestore(&ctx->bdisp_dev->slock, flags);
  113. }
  114. static inline void bdisp_ctx_state_lock_clear(u32 state, struct bdisp_ctx *ctx)
  115. {
  116. unsigned long flags;
  117. spin_lock_irqsave(&ctx->bdisp_dev->slock, flags);
  118. ctx->state &= ~state;
  119. spin_unlock_irqrestore(&ctx->bdisp_dev->slock, flags);
  120. }
  121. static inline bool bdisp_ctx_state_is_set(u32 mask, struct bdisp_ctx *ctx)
  122. {
  123. unsigned long flags;
  124. bool ret;
  125. spin_lock_irqsave(&ctx->bdisp_dev->slock, flags);
  126. ret = (ctx->state & mask) == mask;
  127. spin_unlock_irqrestore(&ctx->bdisp_dev->slock, flags);
  128. return ret;
  129. }
  130. static const struct bdisp_fmt *bdisp_find_fmt(u32 pixelformat)
  131. {
  132. const struct bdisp_fmt *fmt;
  133. unsigned int i;
  134. for (i = 0; i < ARRAY_SIZE(bdisp_formats); i++) {
  135. fmt = &bdisp_formats[i];
  136. if (fmt->pixelformat == pixelformat)
  137. return fmt;
  138. }
  139. return NULL;
  140. }
  141. static struct bdisp_frame *ctx_get_frame(struct bdisp_ctx *ctx,
  142. enum v4l2_buf_type type)
  143. {
  144. switch (type) {
  145. case V4L2_BUF_TYPE_VIDEO_OUTPUT:
  146. return &ctx->src;
  147. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  148. return &ctx->dst;
  149. default:
  150. dev_err(ctx->bdisp_dev->dev,
  151. "Wrong buffer/video queue type (%d)\n", type);
  152. break;
  153. }
  154. return ERR_PTR(-EINVAL);
  155. }
  156. static void bdisp_job_finish(struct bdisp_ctx *ctx, int vb_state)
  157. {
  158. struct vb2_v4l2_buffer *src_vb, *dst_vb;
  159. if (WARN(!ctx || !ctx->fh.m2m_ctx, "Null hardware context\n"))
  160. return;
  161. dev_dbg(ctx->bdisp_dev->dev, "%s\n", __func__);
  162. src_vb = v4l2_m2m_src_buf_remove(ctx->fh.m2m_ctx);
  163. dst_vb = v4l2_m2m_dst_buf_remove(ctx->fh.m2m_ctx);
  164. if (src_vb && dst_vb) {
  165. dst_vb->vb2_buf.timestamp = src_vb->vb2_buf.timestamp;
  166. dst_vb->timecode = src_vb->timecode;
  167. dst_vb->flags &= ~V4L2_BUF_FLAG_TSTAMP_SRC_MASK;
  168. dst_vb->flags |= src_vb->flags &
  169. V4L2_BUF_FLAG_TSTAMP_SRC_MASK;
  170. v4l2_m2m_buf_done(src_vb, vb_state);
  171. v4l2_m2m_buf_done(dst_vb, vb_state);
  172. v4l2_m2m_job_finish(ctx->bdisp_dev->m2m.m2m_dev,
  173. ctx->fh.m2m_ctx);
  174. }
  175. }
  176. static int bdisp_ctx_stop_req(struct bdisp_ctx *ctx)
  177. {
  178. struct bdisp_ctx *curr_ctx;
  179. struct bdisp_dev *bdisp = ctx->bdisp_dev;
  180. int ret;
  181. dev_dbg(ctx->bdisp_dev->dev, "%s\n", __func__);
  182. cancel_delayed_work(&bdisp->timeout_work);
  183. curr_ctx = v4l2_m2m_get_curr_priv(bdisp->m2m.m2m_dev);
  184. if (!test_bit(ST_M2M_RUNNING, &bdisp->state) || (curr_ctx != ctx))
  185. return 0;
  186. bdisp_ctx_state_lock_set(BDISP_CTX_STOP_REQ, ctx);
  187. ret = wait_event_timeout(bdisp->irq_queue,
  188. !bdisp_ctx_state_is_set(BDISP_CTX_STOP_REQ, ctx),
  189. BDISP_WORK_TIMEOUT);
  190. if (!ret) {
  191. dev_err(ctx->bdisp_dev->dev, "%s IRQ timeout\n", __func__);
  192. return -ETIMEDOUT;
  193. }
  194. return 0;
  195. }
  196. static void __bdisp_job_abort(struct bdisp_ctx *ctx)
  197. {
  198. int ret;
  199. ret = bdisp_ctx_stop_req(ctx);
  200. if ((ret == -ETIMEDOUT) || (ctx->state & BDISP_CTX_ABORT)) {
  201. bdisp_ctx_state_lock_clear(BDISP_CTX_STOP_REQ | BDISP_CTX_ABORT,
  202. ctx);
  203. bdisp_job_finish(ctx, VB2_BUF_STATE_ERROR);
  204. }
  205. }
  206. static void bdisp_job_abort(void *priv)
  207. {
  208. __bdisp_job_abort((struct bdisp_ctx *)priv);
  209. }
  210. static int bdisp_get_addr(struct bdisp_ctx *ctx, struct vb2_buffer *vb,
  211. struct bdisp_frame *frame, dma_addr_t *paddr)
  212. {
  213. if (!vb || !frame)
  214. return -EINVAL;
  215. paddr[0] = vb2_dma_contig_plane_dma_addr(vb, 0);
  216. if (frame->fmt->nb_planes > 1)
  217. /* UV (NV12) or U (420P) */
  218. paddr[1] = (dma_addr_t)(paddr[0] +
  219. frame->bytesperline * frame->height);
  220. if (frame->fmt->nb_planes > 2)
  221. /* V (420P) */
  222. paddr[2] = (dma_addr_t)(paddr[1] +
  223. (frame->bytesperline * frame->height) / 4);
  224. if (frame->fmt->nb_planes > 3)
  225. dev_dbg(ctx->bdisp_dev->dev, "ignoring some planes\n");
  226. dev_dbg(ctx->bdisp_dev->dev,
  227. "%s plane[0]=%pad plane[1]=%pad plane[2]=%pad\n",
  228. __func__, &paddr[0], &paddr[1], &paddr[2]);
  229. return 0;
  230. }
  231. static int bdisp_get_bufs(struct bdisp_ctx *ctx)
  232. {
  233. struct bdisp_frame *src, *dst;
  234. struct vb2_v4l2_buffer *src_vb, *dst_vb;
  235. int ret;
  236. src = &ctx->src;
  237. dst = &ctx->dst;
  238. src_vb = v4l2_m2m_next_src_buf(ctx->fh.m2m_ctx);
  239. ret = bdisp_get_addr(ctx, &src_vb->vb2_buf, src, src->paddr);
  240. if (ret)
  241. return ret;
  242. dst_vb = v4l2_m2m_next_dst_buf(ctx->fh.m2m_ctx);
  243. ret = bdisp_get_addr(ctx, &dst_vb->vb2_buf, dst, dst->paddr);
  244. if (ret)
  245. return ret;
  246. dst_vb->vb2_buf.timestamp = src_vb->vb2_buf.timestamp;
  247. return 0;
  248. }
  249. static void bdisp_device_run(void *priv)
  250. {
  251. struct bdisp_ctx *ctx = priv;
  252. struct bdisp_dev *bdisp;
  253. unsigned long flags;
  254. int err = 0;
  255. if (WARN(!ctx, "Null hardware context\n"))
  256. return;
  257. bdisp = ctx->bdisp_dev;
  258. dev_dbg(bdisp->dev, "%s\n", __func__);
  259. spin_lock_irqsave(&bdisp->slock, flags);
  260. if (bdisp->m2m.ctx != ctx) {
  261. dev_dbg(bdisp->dev, "ctx updated: %p -> %p\n",
  262. bdisp->m2m.ctx, ctx);
  263. ctx->state |= BDISP_PARAMS;
  264. bdisp->m2m.ctx = ctx;
  265. }
  266. if (ctx->state & BDISP_CTX_STOP_REQ) {
  267. ctx->state &= ~BDISP_CTX_STOP_REQ;
  268. ctx->state |= BDISP_CTX_ABORT;
  269. wake_up(&bdisp->irq_queue);
  270. goto out;
  271. }
  272. err = bdisp_get_bufs(ctx);
  273. if (err) {
  274. dev_err(bdisp->dev, "cannot get address\n");
  275. goto out;
  276. }
  277. bdisp_dbg_perf_begin(bdisp);
  278. err = bdisp_hw_reset(bdisp);
  279. if (err) {
  280. dev_err(bdisp->dev, "could not get HW ready\n");
  281. goto out;
  282. }
  283. err = bdisp_hw_update(ctx);
  284. if (err) {
  285. dev_err(bdisp->dev, "could not send HW request\n");
  286. goto out;
  287. }
  288. queue_delayed_work(bdisp->work_queue, &bdisp->timeout_work,
  289. BDISP_WORK_TIMEOUT);
  290. set_bit(ST_M2M_RUNNING, &bdisp->state);
  291. out:
  292. ctx->state &= ~BDISP_PARAMS;
  293. spin_unlock_irqrestore(&bdisp->slock, flags);
  294. if (err)
  295. bdisp_job_finish(ctx, VB2_BUF_STATE_ERROR);
  296. }
  297. static const struct v4l2_m2m_ops bdisp_m2m_ops = {
  298. .device_run = bdisp_device_run,
  299. .job_abort = bdisp_job_abort,
  300. };
  301. static int __bdisp_s_ctrl(struct bdisp_ctx *ctx, struct v4l2_ctrl *ctrl)
  302. {
  303. if (ctrl->flags & V4L2_CTRL_FLAG_INACTIVE)
  304. return 0;
  305. switch (ctrl->id) {
  306. case V4L2_CID_HFLIP:
  307. ctx->hflip = ctrl->val;
  308. break;
  309. case V4L2_CID_VFLIP:
  310. ctx->vflip = ctrl->val;
  311. break;
  312. default:
  313. dev_err(ctx->bdisp_dev->dev, "unknown control %d\n", ctrl->id);
  314. return -EINVAL;
  315. }
  316. ctx->state |= BDISP_PARAMS;
  317. return 0;
  318. }
  319. static int bdisp_s_ctrl(struct v4l2_ctrl *ctrl)
  320. {
  321. struct bdisp_ctx *ctx = container_of(ctrl->handler, struct bdisp_ctx,
  322. ctrl_handler);
  323. unsigned long flags;
  324. int ret;
  325. spin_lock_irqsave(&ctx->bdisp_dev->slock, flags);
  326. ret = __bdisp_s_ctrl(ctx, ctrl);
  327. spin_unlock_irqrestore(&ctx->bdisp_dev->slock, flags);
  328. return ret;
  329. }
  330. static const struct v4l2_ctrl_ops bdisp_c_ops = {
  331. .s_ctrl = bdisp_s_ctrl,
  332. };
  333. static int bdisp_ctrls_create(struct bdisp_ctx *ctx)
  334. {
  335. if (ctx->ctrls_rdy)
  336. return 0;
  337. v4l2_ctrl_handler_init(&ctx->ctrl_handler, BDISP_MAX_CTRL_NUM);
  338. ctx->bdisp_ctrls.hflip = v4l2_ctrl_new_std(&ctx->ctrl_handler,
  339. &bdisp_c_ops, V4L2_CID_HFLIP, 0, 1, 1, 0);
  340. ctx->bdisp_ctrls.vflip = v4l2_ctrl_new_std(&ctx->ctrl_handler,
  341. &bdisp_c_ops, V4L2_CID_VFLIP, 0, 1, 1, 0);
  342. if (ctx->ctrl_handler.error) {
  343. int err = ctx->ctrl_handler.error;
  344. v4l2_ctrl_handler_free(&ctx->ctrl_handler);
  345. return err;
  346. }
  347. ctx->ctrls_rdy = true;
  348. return 0;
  349. }
  350. static void bdisp_ctrls_delete(struct bdisp_ctx *ctx)
  351. {
  352. if (ctx->ctrls_rdy) {
  353. v4l2_ctrl_handler_free(&ctx->ctrl_handler);
  354. ctx->ctrls_rdy = false;
  355. }
  356. }
  357. static int bdisp_queue_setup(struct vb2_queue *vq,
  358. unsigned int *nb_buf, unsigned int *nb_planes,
  359. unsigned int sizes[], struct device *alloc_devs[])
  360. {
  361. struct bdisp_ctx *ctx = vb2_get_drv_priv(vq);
  362. struct bdisp_frame *frame = ctx_get_frame(ctx, vq->type);
  363. if (IS_ERR(frame)) {
  364. dev_err(ctx->bdisp_dev->dev, "Invalid frame (%p)\n", frame);
  365. return PTR_ERR(frame);
  366. }
  367. if (!frame->fmt) {
  368. dev_err(ctx->bdisp_dev->dev, "Invalid format\n");
  369. return -EINVAL;
  370. }
  371. if (*nb_planes)
  372. return sizes[0] < frame->sizeimage ? -EINVAL : 0;
  373. *nb_planes = 1;
  374. sizes[0] = frame->sizeimage;
  375. return 0;
  376. }
  377. static int bdisp_buf_prepare(struct vb2_buffer *vb)
  378. {
  379. struct bdisp_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  380. struct bdisp_frame *frame = ctx_get_frame(ctx, vb->vb2_queue->type);
  381. if (IS_ERR(frame)) {
  382. dev_err(ctx->bdisp_dev->dev, "Invalid frame (%p)\n", frame);
  383. return PTR_ERR(frame);
  384. }
  385. if (vb->vb2_queue->type == V4L2_BUF_TYPE_VIDEO_CAPTURE)
  386. vb2_set_plane_payload(vb, 0, frame->sizeimage);
  387. return 0;
  388. }
  389. static void bdisp_buf_queue(struct vb2_buffer *vb)
  390. {
  391. struct vb2_v4l2_buffer *vbuf = to_vb2_v4l2_buffer(vb);
  392. struct bdisp_ctx *ctx = vb2_get_drv_priv(vb->vb2_queue);
  393. /* return to V4L2 any 0-size buffer so it can be dequeued by user */
  394. if (!vb2_get_plane_payload(vb, 0)) {
  395. dev_dbg(ctx->bdisp_dev->dev, "0 data buffer, skip it\n");
  396. vb2_buffer_done(vb, VB2_BUF_STATE_DONE);
  397. return;
  398. }
  399. if (ctx->fh.m2m_ctx)
  400. v4l2_m2m_buf_queue(ctx->fh.m2m_ctx, vbuf);
  401. }
  402. static int bdisp_start_streaming(struct vb2_queue *q, unsigned int count)
  403. {
  404. struct bdisp_ctx *ctx = q->drv_priv;
  405. struct vb2_v4l2_buffer *buf;
  406. int ret = pm_runtime_get_sync(ctx->bdisp_dev->dev);
  407. if (ret < 0) {
  408. dev_err(ctx->bdisp_dev->dev, "failed to set runtime PM\n");
  409. if (q->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) {
  410. while ((buf = v4l2_m2m_src_buf_remove(ctx->fh.m2m_ctx)))
  411. v4l2_m2m_buf_done(buf, VB2_BUF_STATE_QUEUED);
  412. } else {
  413. while ((buf = v4l2_m2m_dst_buf_remove(ctx->fh.m2m_ctx)))
  414. v4l2_m2m_buf_done(buf, VB2_BUF_STATE_QUEUED);
  415. }
  416. return ret;
  417. }
  418. return 0;
  419. }
  420. static void bdisp_stop_streaming(struct vb2_queue *q)
  421. {
  422. struct bdisp_ctx *ctx = q->drv_priv;
  423. __bdisp_job_abort(ctx);
  424. pm_runtime_put(ctx->bdisp_dev->dev);
  425. }
  426. static const struct vb2_ops bdisp_qops = {
  427. .queue_setup = bdisp_queue_setup,
  428. .buf_prepare = bdisp_buf_prepare,
  429. .buf_queue = bdisp_buf_queue,
  430. .wait_prepare = vb2_ops_wait_prepare,
  431. .wait_finish = vb2_ops_wait_finish,
  432. .stop_streaming = bdisp_stop_streaming,
  433. .start_streaming = bdisp_start_streaming,
  434. };
  435. static int queue_init(void *priv,
  436. struct vb2_queue *src_vq, struct vb2_queue *dst_vq)
  437. {
  438. struct bdisp_ctx *ctx = priv;
  439. int ret;
  440. memset(src_vq, 0, sizeof(*src_vq));
  441. src_vq->type = V4L2_BUF_TYPE_VIDEO_OUTPUT;
  442. src_vq->io_modes = VB2_MMAP | VB2_DMABUF;
  443. src_vq->drv_priv = ctx;
  444. src_vq->ops = &bdisp_qops;
  445. src_vq->mem_ops = &vb2_dma_contig_memops;
  446. src_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  447. src_vq->timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_COPY;
  448. src_vq->lock = &ctx->bdisp_dev->lock;
  449. src_vq->dev = ctx->bdisp_dev->v4l2_dev.dev;
  450. ret = vb2_queue_init(src_vq);
  451. if (ret)
  452. return ret;
  453. memset(dst_vq, 0, sizeof(*dst_vq));
  454. dst_vq->type = V4L2_BUF_TYPE_VIDEO_CAPTURE;
  455. dst_vq->io_modes = VB2_MMAP | VB2_DMABUF;
  456. dst_vq->drv_priv = ctx;
  457. dst_vq->ops = &bdisp_qops;
  458. dst_vq->mem_ops = &vb2_dma_contig_memops;
  459. dst_vq->buf_struct_size = sizeof(struct v4l2_m2m_buffer);
  460. dst_vq->timestamp_flags = V4L2_BUF_FLAG_TIMESTAMP_COPY;
  461. dst_vq->lock = &ctx->bdisp_dev->lock;
  462. dst_vq->dev = ctx->bdisp_dev->v4l2_dev.dev;
  463. return vb2_queue_init(dst_vq);
  464. }
  465. static int bdisp_open(struct file *file)
  466. {
  467. struct bdisp_dev *bdisp = video_drvdata(file);
  468. struct bdisp_ctx *ctx = NULL;
  469. int ret;
  470. if (mutex_lock_interruptible(&bdisp->lock))
  471. return -ERESTARTSYS;
  472. /* Allocate memory for both context and node */
  473. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  474. if (!ctx) {
  475. ret = -ENOMEM;
  476. goto unlock;
  477. }
  478. ctx->bdisp_dev = bdisp;
  479. if (bdisp_hw_alloc_nodes(ctx)) {
  480. dev_err(bdisp->dev, "no memory for nodes\n");
  481. ret = -ENOMEM;
  482. goto mem_ctx;
  483. }
  484. v4l2_fh_init(&ctx->fh, bdisp->m2m.vdev);
  485. ret = bdisp_ctrls_create(ctx);
  486. if (ret) {
  487. dev_err(bdisp->dev, "Failed to create control\n");
  488. goto error_fh;
  489. }
  490. /* Use separate control handler per file handle */
  491. ctx->fh.ctrl_handler = &ctx->ctrl_handler;
  492. file->private_data = &ctx->fh;
  493. v4l2_fh_add(&ctx->fh);
  494. /* Default format */
  495. ctx->src = bdisp_dflt_fmt;
  496. ctx->dst = bdisp_dflt_fmt;
  497. /* Setup the device context for mem2mem mode. */
  498. ctx->fh.m2m_ctx = v4l2_m2m_ctx_init(bdisp->m2m.m2m_dev, ctx,
  499. queue_init);
  500. if (IS_ERR(ctx->fh.m2m_ctx)) {
  501. dev_err(bdisp->dev, "Failed to initialize m2m context\n");
  502. ret = PTR_ERR(ctx->fh.m2m_ctx);
  503. goto error_ctrls;
  504. }
  505. bdisp->m2m.refcnt++;
  506. set_bit(ST_M2M_OPEN, &bdisp->state);
  507. dev_dbg(bdisp->dev, "driver opened, ctx = 0x%p\n", ctx);
  508. mutex_unlock(&bdisp->lock);
  509. return 0;
  510. error_ctrls:
  511. bdisp_ctrls_delete(ctx);
  512. v4l2_fh_del(&ctx->fh);
  513. error_fh:
  514. v4l2_fh_exit(&ctx->fh);
  515. bdisp_hw_free_nodes(ctx);
  516. mem_ctx:
  517. kfree(ctx);
  518. unlock:
  519. mutex_unlock(&bdisp->lock);
  520. return ret;
  521. }
  522. static int bdisp_release(struct file *file)
  523. {
  524. struct bdisp_ctx *ctx = fh_to_ctx(file->private_data);
  525. struct bdisp_dev *bdisp = ctx->bdisp_dev;
  526. dev_dbg(bdisp->dev, "%s\n", __func__);
  527. if (mutex_lock_interruptible(&bdisp->lock))
  528. return -ERESTARTSYS;
  529. v4l2_m2m_ctx_release(ctx->fh.m2m_ctx);
  530. bdisp_ctrls_delete(ctx);
  531. v4l2_fh_del(&ctx->fh);
  532. v4l2_fh_exit(&ctx->fh);
  533. if (--bdisp->m2m.refcnt <= 0)
  534. clear_bit(ST_M2M_OPEN, &bdisp->state);
  535. bdisp_hw_free_nodes(ctx);
  536. kfree(ctx);
  537. mutex_unlock(&bdisp->lock);
  538. return 0;
  539. }
  540. static const struct v4l2_file_operations bdisp_fops = {
  541. .owner = THIS_MODULE,
  542. .open = bdisp_open,
  543. .release = bdisp_release,
  544. .poll = v4l2_m2m_fop_poll,
  545. .unlocked_ioctl = video_ioctl2,
  546. .mmap = v4l2_m2m_fop_mmap,
  547. };
  548. static int bdisp_querycap(struct file *file, void *fh,
  549. struct v4l2_capability *cap)
  550. {
  551. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  552. struct bdisp_dev *bdisp = ctx->bdisp_dev;
  553. strlcpy(cap->driver, bdisp->pdev->name, sizeof(cap->driver));
  554. strlcpy(cap->card, bdisp->pdev->name, sizeof(cap->card));
  555. snprintf(cap->bus_info, sizeof(cap->bus_info), "platform:%s%d",
  556. BDISP_NAME, bdisp->id);
  557. cap->device_caps = V4L2_CAP_STREAMING | V4L2_CAP_VIDEO_M2M;
  558. cap->capabilities = cap->device_caps | V4L2_CAP_DEVICE_CAPS;
  559. return 0;
  560. }
  561. static int bdisp_enum_fmt(struct file *file, void *fh, struct v4l2_fmtdesc *f)
  562. {
  563. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  564. const struct bdisp_fmt *fmt;
  565. if (f->index >= ARRAY_SIZE(bdisp_formats))
  566. return -EINVAL;
  567. fmt = &bdisp_formats[f->index];
  568. if ((fmt->pixelformat == V4L2_PIX_FMT_YUV420) &&
  569. (f->type == V4L2_BUF_TYPE_VIDEO_CAPTURE)) {
  570. dev_dbg(ctx->bdisp_dev->dev, "No YU12 on capture\n");
  571. return -EINVAL;
  572. }
  573. f->pixelformat = fmt->pixelformat;
  574. return 0;
  575. }
  576. static int bdisp_g_fmt(struct file *file, void *fh, struct v4l2_format *f)
  577. {
  578. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  579. struct v4l2_pix_format *pix;
  580. struct bdisp_frame *frame = ctx_get_frame(ctx, f->type);
  581. if (IS_ERR(frame)) {
  582. dev_err(ctx->bdisp_dev->dev, "Invalid frame (%p)\n", frame);
  583. return PTR_ERR(frame);
  584. }
  585. pix = &f->fmt.pix;
  586. pix->width = frame->width;
  587. pix->height = frame->height;
  588. pix->pixelformat = frame->fmt->pixelformat;
  589. pix->field = frame->field;
  590. pix->bytesperline = frame->bytesperline;
  591. pix->sizeimage = frame->sizeimage;
  592. pix->colorspace = (f->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) ?
  593. frame->colorspace : bdisp_dflt_fmt.colorspace;
  594. return 0;
  595. }
  596. static int bdisp_try_fmt(struct file *file, void *fh, struct v4l2_format *f)
  597. {
  598. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  599. struct v4l2_pix_format *pix = &f->fmt.pix;
  600. const struct bdisp_fmt *format;
  601. u32 in_w, in_h;
  602. format = bdisp_find_fmt(pix->pixelformat);
  603. if (!format) {
  604. dev_dbg(ctx->bdisp_dev->dev, "Unknown format 0x%x\n",
  605. pix->pixelformat);
  606. return -EINVAL;
  607. }
  608. /* YUV420P only supported for VIDEO_OUTPUT */
  609. if ((format->pixelformat == V4L2_PIX_FMT_YUV420) &&
  610. (f->type == V4L2_BUF_TYPE_VIDEO_CAPTURE)) {
  611. dev_dbg(ctx->bdisp_dev->dev, "No YU12 on capture\n");
  612. return -EINVAL;
  613. }
  614. /* Field (interlaced only supported on OUTPUT) */
  615. if ((f->type == V4L2_BUF_TYPE_VIDEO_CAPTURE) ||
  616. (pix->field != V4L2_FIELD_INTERLACED))
  617. pix->field = V4L2_FIELD_NONE;
  618. /* Adjust width & height */
  619. in_w = pix->width;
  620. in_h = pix->height;
  621. v4l_bound_align_image(&pix->width,
  622. BDISP_MIN_W, BDISP_MAX_W,
  623. ffs(format->w_align) - 1,
  624. &pix->height,
  625. BDISP_MIN_H, BDISP_MAX_H,
  626. ffs(format->h_align) - 1,
  627. 0);
  628. if ((pix->width != in_w) || (pix->height != in_h))
  629. dev_dbg(ctx->bdisp_dev->dev,
  630. "%s size updated: %dx%d -> %dx%d\n", __func__,
  631. in_w, in_h, pix->width, pix->height);
  632. pix->bytesperline = (pix->width * format->bpp_plane0) / 8;
  633. pix->sizeimage = (pix->width * pix->height * format->bpp) / 8;
  634. if (f->type == V4L2_BUF_TYPE_VIDEO_CAPTURE)
  635. pix->colorspace = bdisp_dflt_fmt.colorspace;
  636. return 0;
  637. }
  638. static int bdisp_s_fmt(struct file *file, void *fh, struct v4l2_format *f)
  639. {
  640. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  641. struct vb2_queue *vq;
  642. struct bdisp_frame *frame;
  643. struct v4l2_pix_format *pix;
  644. int ret;
  645. u32 state;
  646. ret = bdisp_try_fmt(file, fh, f);
  647. if (ret) {
  648. dev_err(ctx->bdisp_dev->dev, "Cannot set format\n");
  649. return ret;
  650. }
  651. vq = v4l2_m2m_get_vq(ctx->fh.m2m_ctx, f->type);
  652. if (vb2_is_streaming(vq)) {
  653. dev_err(ctx->bdisp_dev->dev, "queue (%d) busy\n", f->type);
  654. return -EBUSY;
  655. }
  656. frame = (f->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) ?
  657. &ctx->src : &ctx->dst;
  658. pix = &f->fmt.pix;
  659. frame->fmt = bdisp_find_fmt(pix->pixelformat);
  660. if (!frame->fmt) {
  661. dev_err(ctx->bdisp_dev->dev, "Unknown format 0x%x\n",
  662. pix->pixelformat);
  663. return -EINVAL;
  664. }
  665. frame->width = pix->width;
  666. frame->height = pix->height;
  667. frame->bytesperline = pix->bytesperline;
  668. frame->sizeimage = pix->sizeimage;
  669. frame->field = pix->field;
  670. if (f->type == V4L2_BUF_TYPE_VIDEO_OUTPUT)
  671. frame->colorspace = pix->colorspace;
  672. frame->crop.width = frame->width;
  673. frame->crop.height = frame->height;
  674. frame->crop.left = 0;
  675. frame->crop.top = 0;
  676. state = BDISP_PARAMS;
  677. state |= (f->type == V4L2_BUF_TYPE_VIDEO_CAPTURE) ?
  678. BDISP_DST_FMT : BDISP_SRC_FMT;
  679. bdisp_ctx_state_lock_set(state, ctx);
  680. return 0;
  681. }
  682. static int bdisp_g_selection(struct file *file, void *fh,
  683. struct v4l2_selection *s)
  684. {
  685. struct bdisp_frame *frame;
  686. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  687. frame = ctx_get_frame(ctx, s->type);
  688. if (IS_ERR(frame)) {
  689. dev_err(ctx->bdisp_dev->dev, "Invalid frame (%p)\n", frame);
  690. return PTR_ERR(frame);
  691. }
  692. switch (s->type) {
  693. case V4L2_BUF_TYPE_VIDEO_OUTPUT:
  694. switch (s->target) {
  695. case V4L2_SEL_TGT_CROP:
  696. /* cropped frame */
  697. s->r = frame->crop;
  698. break;
  699. case V4L2_SEL_TGT_CROP_DEFAULT:
  700. case V4L2_SEL_TGT_CROP_BOUNDS:
  701. /* complete frame */
  702. s->r.left = 0;
  703. s->r.top = 0;
  704. s->r.width = frame->width;
  705. s->r.height = frame->height;
  706. break;
  707. default:
  708. dev_err(ctx->bdisp_dev->dev, "Invalid target\n");
  709. return -EINVAL;
  710. }
  711. break;
  712. case V4L2_BUF_TYPE_VIDEO_CAPTURE:
  713. switch (s->target) {
  714. case V4L2_SEL_TGT_COMPOSE:
  715. case V4L2_SEL_TGT_COMPOSE_PADDED:
  716. /* composed (cropped) frame */
  717. s->r = frame->crop;
  718. break;
  719. case V4L2_SEL_TGT_COMPOSE_DEFAULT:
  720. case V4L2_SEL_TGT_COMPOSE_BOUNDS:
  721. /* complete frame */
  722. s->r.left = 0;
  723. s->r.top = 0;
  724. s->r.width = frame->width;
  725. s->r.height = frame->height;
  726. break;
  727. default:
  728. dev_err(ctx->bdisp_dev->dev, "Invalid target\n");
  729. return -EINVAL;
  730. }
  731. break;
  732. default:
  733. dev_err(ctx->bdisp_dev->dev, "Invalid type\n");
  734. return -EINVAL;
  735. }
  736. return 0;
  737. }
  738. static int is_rect_enclosed(struct v4l2_rect *a, struct v4l2_rect *b)
  739. {
  740. /* Return 1 if a is enclosed in b, or 0 otherwise. */
  741. if (a->left < b->left || a->top < b->top)
  742. return 0;
  743. if (a->left + a->width > b->left + b->width)
  744. return 0;
  745. if (a->top + a->height > b->top + b->height)
  746. return 0;
  747. return 1;
  748. }
  749. static int bdisp_s_selection(struct file *file, void *fh,
  750. struct v4l2_selection *s)
  751. {
  752. struct bdisp_frame *frame;
  753. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  754. struct v4l2_rect *in, out;
  755. bool valid = false;
  756. if ((s->type == V4L2_BUF_TYPE_VIDEO_OUTPUT) &&
  757. (s->target == V4L2_SEL_TGT_CROP))
  758. valid = true;
  759. if ((s->type == V4L2_BUF_TYPE_VIDEO_CAPTURE) &&
  760. (s->target == V4L2_SEL_TGT_COMPOSE))
  761. valid = true;
  762. if (!valid) {
  763. dev_err(ctx->bdisp_dev->dev, "Invalid type / target\n");
  764. return -EINVAL;
  765. }
  766. frame = ctx_get_frame(ctx, s->type);
  767. if (IS_ERR(frame)) {
  768. dev_err(ctx->bdisp_dev->dev, "Invalid frame (%p)\n", frame);
  769. return PTR_ERR(frame);
  770. }
  771. in = &s->r;
  772. out = *in;
  773. /* Align and check origin */
  774. out.left = ALIGN(in->left, frame->fmt->w_align);
  775. out.top = ALIGN(in->top, frame->fmt->h_align);
  776. if ((out.left < 0) || (out.left >= frame->width) ||
  777. (out.top < 0) || (out.top >= frame->height)) {
  778. dev_err(ctx->bdisp_dev->dev,
  779. "Invalid crop: %dx%d@(%d,%d) vs frame: %dx%d\n",
  780. out.width, out.height, out.left, out.top,
  781. frame->width, frame->height);
  782. return -EINVAL;
  783. }
  784. /* Align and check size */
  785. out.width = ALIGN(in->width, frame->fmt->w_align);
  786. out.height = ALIGN(in->height, frame->fmt->w_align);
  787. if (((out.left + out.width) > frame->width) ||
  788. ((out.top + out.height) > frame->height)) {
  789. dev_err(ctx->bdisp_dev->dev,
  790. "Invalid crop: %dx%d@(%d,%d) vs frame: %dx%d\n",
  791. out.width, out.height, out.left, out.top,
  792. frame->width, frame->height);
  793. return -EINVAL;
  794. }
  795. /* Checks adjust constraints flags */
  796. if (s->flags & V4L2_SEL_FLAG_LE && !is_rect_enclosed(&out, in))
  797. return -ERANGE;
  798. if (s->flags & V4L2_SEL_FLAG_GE && !is_rect_enclosed(in, &out))
  799. return -ERANGE;
  800. if ((out.left != in->left) || (out.top != in->top) ||
  801. (out.width != in->width) || (out.height != in->height)) {
  802. dev_dbg(ctx->bdisp_dev->dev,
  803. "%s crop updated: %dx%d@(%d,%d) -> %dx%d@(%d,%d)\n",
  804. __func__, in->width, in->height, in->left, in->top,
  805. out.width, out.height, out.left, out.top);
  806. *in = out;
  807. }
  808. frame->crop = out;
  809. bdisp_ctx_state_lock_set(BDISP_PARAMS, ctx);
  810. return 0;
  811. }
  812. static int bdisp_streamon(struct file *file, void *fh, enum v4l2_buf_type type)
  813. {
  814. struct bdisp_ctx *ctx = fh_to_ctx(fh);
  815. if ((type == V4L2_BUF_TYPE_VIDEO_OUTPUT) &&
  816. !bdisp_ctx_state_is_set(BDISP_SRC_FMT, ctx)) {
  817. dev_err(ctx->bdisp_dev->dev, "src not defined\n");
  818. return -EINVAL;
  819. }
  820. if ((type == V4L2_BUF_TYPE_VIDEO_CAPTURE) &&
  821. !bdisp_ctx_state_is_set(BDISP_DST_FMT, ctx)) {
  822. dev_err(ctx->bdisp_dev->dev, "dst not defined\n");
  823. return -EINVAL;
  824. }
  825. return v4l2_m2m_streamon(file, ctx->fh.m2m_ctx, type);
  826. }
  827. static const struct v4l2_ioctl_ops bdisp_ioctl_ops = {
  828. .vidioc_querycap = bdisp_querycap,
  829. .vidioc_enum_fmt_vid_cap = bdisp_enum_fmt,
  830. .vidioc_enum_fmt_vid_out = bdisp_enum_fmt,
  831. .vidioc_g_fmt_vid_cap = bdisp_g_fmt,
  832. .vidioc_g_fmt_vid_out = bdisp_g_fmt,
  833. .vidioc_try_fmt_vid_cap = bdisp_try_fmt,
  834. .vidioc_try_fmt_vid_out = bdisp_try_fmt,
  835. .vidioc_s_fmt_vid_cap = bdisp_s_fmt,
  836. .vidioc_s_fmt_vid_out = bdisp_s_fmt,
  837. .vidioc_g_selection = bdisp_g_selection,
  838. .vidioc_s_selection = bdisp_s_selection,
  839. .vidioc_reqbufs = v4l2_m2m_ioctl_reqbufs,
  840. .vidioc_create_bufs = v4l2_m2m_ioctl_create_bufs,
  841. .vidioc_expbuf = v4l2_m2m_ioctl_expbuf,
  842. .vidioc_querybuf = v4l2_m2m_ioctl_querybuf,
  843. .vidioc_qbuf = v4l2_m2m_ioctl_qbuf,
  844. .vidioc_dqbuf = v4l2_m2m_ioctl_dqbuf,
  845. .vidioc_streamon = bdisp_streamon,
  846. .vidioc_streamoff = v4l2_m2m_ioctl_streamoff,
  847. .vidioc_subscribe_event = v4l2_ctrl_subscribe_event,
  848. .vidioc_unsubscribe_event = v4l2_event_unsubscribe,
  849. };
  850. static int bdisp_register_device(struct bdisp_dev *bdisp)
  851. {
  852. int ret;
  853. if (!bdisp)
  854. return -ENODEV;
  855. bdisp->vdev.fops = &bdisp_fops;
  856. bdisp->vdev.ioctl_ops = &bdisp_ioctl_ops;
  857. bdisp->vdev.release = video_device_release_empty;
  858. bdisp->vdev.lock = &bdisp->lock;
  859. bdisp->vdev.vfl_dir = VFL_DIR_M2M;
  860. bdisp->vdev.v4l2_dev = &bdisp->v4l2_dev;
  861. snprintf(bdisp->vdev.name, sizeof(bdisp->vdev.name), "%s.%d",
  862. BDISP_NAME, bdisp->id);
  863. video_set_drvdata(&bdisp->vdev, bdisp);
  864. bdisp->m2m.vdev = &bdisp->vdev;
  865. bdisp->m2m.m2m_dev = v4l2_m2m_init(&bdisp_m2m_ops);
  866. if (IS_ERR(bdisp->m2m.m2m_dev)) {
  867. dev_err(bdisp->dev, "failed to initialize v4l2-m2m device\n");
  868. return PTR_ERR(bdisp->m2m.m2m_dev);
  869. }
  870. ret = video_register_device(&bdisp->vdev, VFL_TYPE_GRABBER, -1);
  871. if (ret) {
  872. dev_err(bdisp->dev,
  873. "%s(): failed to register video device\n", __func__);
  874. v4l2_m2m_release(bdisp->m2m.m2m_dev);
  875. return ret;
  876. }
  877. return 0;
  878. }
  879. static void bdisp_unregister_device(struct bdisp_dev *bdisp)
  880. {
  881. if (!bdisp)
  882. return;
  883. if (bdisp->m2m.m2m_dev)
  884. v4l2_m2m_release(bdisp->m2m.m2m_dev);
  885. video_unregister_device(bdisp->m2m.vdev);
  886. }
  887. static irqreturn_t bdisp_irq_thread(int irq, void *priv)
  888. {
  889. struct bdisp_dev *bdisp = priv;
  890. struct bdisp_ctx *ctx;
  891. spin_lock(&bdisp->slock);
  892. bdisp_dbg_perf_end(bdisp);
  893. cancel_delayed_work(&bdisp->timeout_work);
  894. if (!test_and_clear_bit(ST_M2M_RUNNING, &bdisp->state))
  895. goto isr_unlock;
  896. if (test_and_clear_bit(ST_M2M_SUSPENDING, &bdisp->state)) {
  897. set_bit(ST_M2M_SUSPENDED, &bdisp->state);
  898. wake_up(&bdisp->irq_queue);
  899. goto isr_unlock;
  900. }
  901. ctx = v4l2_m2m_get_curr_priv(bdisp->m2m.m2m_dev);
  902. if (!ctx || !ctx->fh.m2m_ctx)
  903. goto isr_unlock;
  904. spin_unlock(&bdisp->slock);
  905. bdisp_job_finish(ctx, VB2_BUF_STATE_DONE);
  906. if (bdisp_ctx_state_is_set(BDISP_CTX_STOP_REQ, ctx)) {
  907. bdisp_ctx_state_lock_clear(BDISP_CTX_STOP_REQ, ctx);
  908. wake_up(&bdisp->irq_queue);
  909. }
  910. return IRQ_HANDLED;
  911. isr_unlock:
  912. spin_unlock(&bdisp->slock);
  913. return IRQ_HANDLED;
  914. }
  915. static irqreturn_t bdisp_irq_handler(int irq, void *priv)
  916. {
  917. if (bdisp_hw_get_and_clear_irq((struct bdisp_dev *)priv))
  918. return IRQ_NONE;
  919. else
  920. return IRQ_WAKE_THREAD;
  921. }
  922. static void bdisp_irq_timeout(struct work_struct *ptr)
  923. {
  924. struct delayed_work *twork = to_delayed_work(ptr);
  925. struct bdisp_dev *bdisp = container_of(twork, struct bdisp_dev,
  926. timeout_work);
  927. struct bdisp_ctx *ctx;
  928. ctx = v4l2_m2m_get_curr_priv(bdisp->m2m.m2m_dev);
  929. dev_err(ctx->bdisp_dev->dev, "Device work timeout\n");
  930. spin_lock(&bdisp->slock);
  931. clear_bit(ST_M2M_RUNNING, &bdisp->state);
  932. spin_unlock(&bdisp->slock);
  933. bdisp_hw_reset(bdisp);
  934. bdisp_job_finish(ctx, VB2_BUF_STATE_ERROR);
  935. }
  936. static int bdisp_m2m_suspend(struct bdisp_dev *bdisp)
  937. {
  938. unsigned long flags;
  939. int timeout;
  940. spin_lock_irqsave(&bdisp->slock, flags);
  941. if (!test_bit(ST_M2M_RUNNING, &bdisp->state)) {
  942. spin_unlock_irqrestore(&bdisp->slock, flags);
  943. return 0;
  944. }
  945. clear_bit(ST_M2M_SUSPENDED, &bdisp->state);
  946. set_bit(ST_M2M_SUSPENDING, &bdisp->state);
  947. spin_unlock_irqrestore(&bdisp->slock, flags);
  948. timeout = wait_event_timeout(bdisp->irq_queue,
  949. test_bit(ST_M2M_SUSPENDED, &bdisp->state),
  950. BDISP_WORK_TIMEOUT);
  951. clear_bit(ST_M2M_SUSPENDING, &bdisp->state);
  952. if (!timeout) {
  953. dev_err(bdisp->dev, "%s IRQ timeout\n", __func__);
  954. return -EAGAIN;
  955. }
  956. return 0;
  957. }
  958. static int bdisp_m2m_resume(struct bdisp_dev *bdisp)
  959. {
  960. struct bdisp_ctx *ctx;
  961. unsigned long flags;
  962. spin_lock_irqsave(&bdisp->slock, flags);
  963. ctx = bdisp->m2m.ctx;
  964. bdisp->m2m.ctx = NULL;
  965. spin_unlock_irqrestore(&bdisp->slock, flags);
  966. if (test_and_clear_bit(ST_M2M_SUSPENDED, &bdisp->state))
  967. bdisp_job_finish(ctx, VB2_BUF_STATE_ERROR);
  968. return 0;
  969. }
  970. static int bdisp_runtime_resume(struct device *dev)
  971. {
  972. struct bdisp_dev *bdisp = dev_get_drvdata(dev);
  973. int ret = clk_enable(bdisp->clock);
  974. if (ret)
  975. return ret;
  976. return bdisp_m2m_resume(bdisp);
  977. }
  978. static int bdisp_runtime_suspend(struct device *dev)
  979. {
  980. struct bdisp_dev *bdisp = dev_get_drvdata(dev);
  981. int ret = bdisp_m2m_suspend(bdisp);
  982. if (!ret)
  983. clk_disable(bdisp->clock);
  984. return ret;
  985. }
  986. static int bdisp_resume(struct device *dev)
  987. {
  988. struct bdisp_dev *bdisp = dev_get_drvdata(dev);
  989. unsigned long flags;
  990. int opened;
  991. spin_lock_irqsave(&bdisp->slock, flags);
  992. opened = test_bit(ST_M2M_OPEN, &bdisp->state);
  993. spin_unlock_irqrestore(&bdisp->slock, flags);
  994. if (!opened)
  995. return 0;
  996. if (!pm_runtime_suspended(dev))
  997. return bdisp_runtime_resume(dev);
  998. return 0;
  999. }
  1000. static int bdisp_suspend(struct device *dev)
  1001. {
  1002. if (!pm_runtime_suspended(dev))
  1003. return bdisp_runtime_suspend(dev);
  1004. return 0;
  1005. }
  1006. static const struct dev_pm_ops bdisp_pm_ops = {
  1007. .suspend = bdisp_suspend,
  1008. .resume = bdisp_resume,
  1009. .runtime_suspend = bdisp_runtime_suspend,
  1010. .runtime_resume = bdisp_runtime_resume,
  1011. };
  1012. static int bdisp_remove(struct platform_device *pdev)
  1013. {
  1014. struct bdisp_dev *bdisp = platform_get_drvdata(pdev);
  1015. bdisp_unregister_device(bdisp);
  1016. bdisp_hw_free_filters(bdisp->dev);
  1017. pm_runtime_disable(&pdev->dev);
  1018. bdisp_debugfs_remove(bdisp);
  1019. v4l2_device_unregister(&bdisp->v4l2_dev);
  1020. if (!IS_ERR(bdisp->clock))
  1021. clk_unprepare(bdisp->clock);
  1022. dev_dbg(&pdev->dev, "%s driver unloaded\n", pdev->name);
  1023. return 0;
  1024. }
  1025. static int bdisp_probe(struct platform_device *pdev)
  1026. {
  1027. struct bdisp_dev *bdisp;
  1028. struct resource *res;
  1029. struct device *dev = &pdev->dev;
  1030. int ret;
  1031. dev_dbg(dev, "%s\n", __func__);
  1032. bdisp = devm_kzalloc(dev, sizeof(struct bdisp_dev), GFP_KERNEL);
  1033. if (!bdisp)
  1034. return -ENOMEM;
  1035. ret = dma_coerce_mask_and_coherent(dev, DMA_BIT_MASK(32));
  1036. if (ret)
  1037. return ret;
  1038. bdisp->pdev = pdev;
  1039. bdisp->dev = dev;
  1040. platform_set_drvdata(pdev, bdisp);
  1041. if (dev->of_node)
  1042. bdisp->id = of_alias_get_id(pdev->dev.of_node, BDISP_NAME);
  1043. else
  1044. bdisp->id = pdev->id;
  1045. init_waitqueue_head(&bdisp->irq_queue);
  1046. INIT_DELAYED_WORK(&bdisp->timeout_work, bdisp_irq_timeout);
  1047. bdisp->work_queue = create_workqueue(BDISP_NAME);
  1048. spin_lock_init(&bdisp->slock);
  1049. mutex_init(&bdisp->lock);
  1050. /* get resources */
  1051. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  1052. bdisp->regs = devm_ioremap_resource(dev, res);
  1053. if (IS_ERR(bdisp->regs)) {
  1054. dev_err(dev, "failed to get regs\n");
  1055. return PTR_ERR(bdisp->regs);
  1056. }
  1057. bdisp->clock = devm_clk_get(dev, BDISP_NAME);
  1058. if (IS_ERR(bdisp->clock)) {
  1059. dev_err(dev, "failed to get clock\n");
  1060. return PTR_ERR(bdisp->clock);
  1061. }
  1062. ret = clk_prepare(bdisp->clock);
  1063. if (ret < 0) {
  1064. dev_err(dev, "clock prepare failed\n");
  1065. bdisp->clock = ERR_PTR(-EINVAL);
  1066. return ret;
  1067. }
  1068. res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
  1069. if (!res) {
  1070. dev_err(dev, "failed to get IRQ resource\n");
  1071. ret = -EINVAL;
  1072. goto err_clk;
  1073. }
  1074. ret = devm_request_threaded_irq(dev, res->start, bdisp_irq_handler,
  1075. bdisp_irq_thread, IRQF_ONESHOT,
  1076. pdev->name, bdisp);
  1077. if (ret) {
  1078. dev_err(dev, "failed to install irq\n");
  1079. goto err_clk;
  1080. }
  1081. /* v4l2 register */
  1082. ret = v4l2_device_register(dev, &bdisp->v4l2_dev);
  1083. if (ret) {
  1084. dev_err(dev, "failed to register\n");
  1085. goto err_clk;
  1086. }
  1087. /* Debug */
  1088. ret = bdisp_debugfs_create(bdisp);
  1089. if (ret) {
  1090. dev_err(dev, "failed to create debugfs\n");
  1091. goto err_v4l2;
  1092. }
  1093. /* Power management */
  1094. pm_runtime_enable(dev);
  1095. ret = pm_runtime_get_sync(dev);
  1096. if (ret < 0) {
  1097. dev_err(dev, "failed to set PM\n");
  1098. goto err_dbg;
  1099. }
  1100. /* Filters */
  1101. if (bdisp_hw_alloc_filters(bdisp->dev)) {
  1102. dev_err(bdisp->dev, "no memory for filters\n");
  1103. ret = -ENOMEM;
  1104. goto err_pm;
  1105. }
  1106. /* Register */
  1107. ret = bdisp_register_device(bdisp);
  1108. if (ret) {
  1109. dev_err(dev, "failed to register\n");
  1110. goto err_filter;
  1111. }
  1112. dev_info(dev, "%s%d registered as /dev/video%d\n", BDISP_NAME,
  1113. bdisp->id, bdisp->vdev.num);
  1114. pm_runtime_put(dev);
  1115. return 0;
  1116. err_filter:
  1117. bdisp_hw_free_filters(bdisp->dev);
  1118. err_pm:
  1119. pm_runtime_put(dev);
  1120. err_dbg:
  1121. bdisp_debugfs_remove(bdisp);
  1122. err_v4l2:
  1123. v4l2_device_unregister(&bdisp->v4l2_dev);
  1124. err_clk:
  1125. if (!IS_ERR(bdisp->clock))
  1126. clk_unprepare(bdisp->clock);
  1127. return ret;
  1128. }
  1129. static const struct of_device_id bdisp_match_types[] = {
  1130. {
  1131. .compatible = "st,stih407-bdisp",
  1132. },
  1133. { /* end node */ }
  1134. };
  1135. MODULE_DEVICE_TABLE(of, bdisp_match_types);
  1136. static struct platform_driver bdisp_driver = {
  1137. .probe = bdisp_probe,
  1138. .remove = bdisp_remove,
  1139. .driver = {
  1140. .name = BDISP_NAME,
  1141. .of_match_table = bdisp_match_types,
  1142. .pm = &bdisp_pm_ops,
  1143. },
  1144. };
  1145. module_platform_driver(bdisp_driver);
  1146. MODULE_DESCRIPTION("2D blitter for STMicroelectronics SoC");
  1147. MODULE_AUTHOR("Fabien Dessenne <fabien.dessenne@st.com>");
  1148. MODULE_LICENSE("GPL");