| .. |
|
Kconfig
|
1a1527cf5d
fpga: dfl: add FPGA Accelerated Function Unit driver basic framework
|
%!s(int64=7) %!d(string=hai) anos |
|
Makefile
|
fa8dda1ede
fpga: dfl: afu: add DFL_FPGA_PORT_DMA_MAP/UNMAP ioctls support
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-cvp.c
|
122c5770cf
fpga: altera-cvp: Fix an error handling path in 'altera_cvp_probe()'
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-fpga2sdram.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-freeze-bridge.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-hps2fpga.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-pr-ip-core-plat.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-pr-ip-core.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
altera-ps-spi.c
|
7085e2a94f
fpga: manager: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-afu-dma-region.c
|
fa8dda1ede
fpga: dfl: afu: add DFL_FPGA_PORT_DMA_MAP/UNMAP ioctls support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-afu-main.c
|
fa8dda1ede
fpga: dfl: afu: add DFL_FPGA_PORT_DMA_MAP/UNMAP ioctls support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-afu-region.c
|
857a26222f
fpga: dfl: afu: add afu sub feature support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-afu.h
|
fa8dda1ede
fpga: dfl: afu: add DFL_FPGA_PORT_DMA_MAP/UNMAP ioctls support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme-br.c
|
de892dff17
fpga: dfl: add fpga bridge platform driver for FME
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme-main.c
|
29de76240e
fpga: dfl: fme: add partial reconfiguration sub feature support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme-mgr.c
|
5ebae801d9
fpga: dfl: fme-mgr: add compat_id support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme-pr.c
|
029d727b4f
fpga: dfl: fme: fix return value check in in pr_mgmt_init()
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme-pr.h
|
29de76240e
fpga: dfl: fme: add partial reconfiguration sub feature support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme-region.c
|
7514a4249c
fpga: dfl: fme-region: add support for compat_id
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-fme.h
|
29de76240e
fpga: dfl: fme: add partial reconfiguration sub feature support
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl-pci.c
|
968b8199e2
fpga: dfl-pci: add enumeration for feature devices
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl.c
|
d06b004b99
fpga: dfl: add dfl_fpga_check_port_id function.
|
%!s(int64=7) %!d(string=hai) anos |
|
dfl.h
|
d06b004b99
fpga: dfl: add dfl_fpga_check_port_id function.
|
%!s(int64=7) %!d(string=hai) anos |
|
fpga-bridge.c
|
fdff4053d5
fpga: clarify that unregister functions also free
|
%!s(int64=7) %!d(string=hai) anos |
|
fpga-mgr.c
|
ecb5fbe299
fpga: mgr: add status for fpga-manager
|
%!s(int64=7) %!d(string=hai) anos |
|
fpga-region.c
|
41a8b2c564
fpga: region: add compat_id support
|
%!s(int64=7) %!d(string=hai) anos |
|
ice40-spi.c
|
7085e2a94f
fpga: manager: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
|
machxo2-spi.c
|
7085e2a94f
fpga: manager: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
|
of-fpga-region.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
socfpga-a10.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
socfpga.c
|
473f01f7e4
fpga: use SPDX
|
%!s(int64=7) %!d(string=hai) anos |
|
ts73xx-fpga.c
|
7085e2a94f
fpga: manager: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
|
xilinx-pr-decoupler.c
|
371cd1b1fd
fpga: bridge: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
|
xilinx-spi.c
|
7085e2a94f
fpga: manager: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
|
zynq-fpga.c
|
7085e2a94f
fpga: manager: change api, don't use drvdata
|
%!s(int64=7) %!d(string=hai) anos |
Wei Yongjun
029d727b4f
fpga: dfl: fme: fix return value check in in pr_mgmt_init()