r8a7791-clock.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /*
  2. * Copyright 2013 Ideas On Board SPRL
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License as published by
  6. * the Free Software Foundation; either version 2 of the License, or
  7. * (at your option) any later version.
  8. */
  9. #ifndef __DT_BINDINGS_CLOCK_R8A7791_H__
  10. #define __DT_BINDINGS_CLOCK_R8A7791_H__
  11. /* CPG */
  12. #define R8A7791_CLK_MAIN 0
  13. #define R8A7791_CLK_PLL0 1
  14. #define R8A7791_CLK_PLL1 2
  15. #define R8A7791_CLK_PLL3 3
  16. #define R8A7791_CLK_LB 4
  17. #define R8A7791_CLK_QSPI 5
  18. #define R8A7791_CLK_SDH 6
  19. #define R8A7791_CLK_SD0 7
  20. #define R8A7791_CLK_Z 8
  21. /* MSTP0 */
  22. #define R8A7791_CLK_MSIOF0 0
  23. /* MSTP1 */
  24. #define R8A7791_CLK_TMU1 11
  25. #define R8A7791_CLK_TMU3 21
  26. #define R8A7791_CLK_TMU2 22
  27. #define R8A7791_CLK_CMT0 24
  28. #define R8A7791_CLK_TMU0 25
  29. #define R8A7791_CLK_VSP1_DU1 27
  30. #define R8A7791_CLK_VSP1_DU0 28
  31. #define R8A7791_CLK_VSP1_SY 31
  32. /* MSTP2 */
  33. #define R8A7791_CLK_SCIFA2 2
  34. #define R8A7791_CLK_SCIFA1 3
  35. #define R8A7791_CLK_SCIFA0 4
  36. #define R8A7791_CLK_MSIOF2 5
  37. #define R8A7791_CLK_SCIFB0 6
  38. #define R8A7791_CLK_SCIFB1 7
  39. #define R8A7791_CLK_MSIOF1 8
  40. #define R8A7791_CLK_SCIFB2 16
  41. #define R8A7791_CLK_DMAC 18
  42. /* MSTP3 */
  43. #define R8A7791_CLK_TPU0 4
  44. #define R8A7791_CLK_SDHI2 11
  45. #define R8A7791_CLK_SDHI1 12
  46. #define R8A7791_CLK_SDHI0 14
  47. #define R8A7791_CLK_MMCIF0 15
  48. #define R8A7791_CLK_SSUSB 28
  49. #define R8A7791_CLK_CMT1 29
  50. #define R8A7791_CLK_USBDMAC0 30
  51. #define R8A7791_CLK_USBDMAC1 31
  52. /* MSTP5 */
  53. #define R8A7791_CLK_THERMAL 22
  54. #define R8A7791_CLK_PWM 23
  55. /* MSTP7 */
  56. #define R8A7791_CLK_HSUSB 4
  57. #define R8A7791_CLK_HSCIF2 13
  58. #define R8A7791_CLK_SCIF5 14
  59. #define R8A7791_CLK_SCIF4 15
  60. #define R8A7791_CLK_HSCIF1 16
  61. #define R8A7791_CLK_HSCIF0 17
  62. #define R8A7791_CLK_SCIF3 18
  63. #define R8A7791_CLK_SCIF2 19
  64. #define R8A7791_CLK_SCIF1 20
  65. #define R8A7791_CLK_SCIF0 21
  66. #define R8A7791_CLK_DU1 23
  67. #define R8A7791_CLK_DU0 24
  68. #define R8A7791_CLK_LVDS0 26
  69. /* MSTP8 */
  70. #define R8A7791_CLK_VIN2 9
  71. #define R8A7791_CLK_VIN1 10
  72. #define R8A7791_CLK_VIN0 11
  73. #define R8A7791_CLK_ETHER 13
  74. #define R8A7791_CLK_SATA1 14
  75. #define R8A7791_CLK_SATA0 15
  76. /* MSTP9 */
  77. #define R8A7791_CLK_GPIO7 4
  78. #define R8A7791_CLK_GPIO6 5
  79. #define R8A7791_CLK_GPIO5 7
  80. #define R8A7791_CLK_GPIO4 8
  81. #define R8A7791_CLK_GPIO3 9
  82. #define R8A7791_CLK_GPIO2 10
  83. #define R8A7791_CLK_GPIO1 11
  84. #define R8A7791_CLK_GPIO0 12
  85. #define R8A7791_CLK_RCAN1 15
  86. #define R8A7791_CLK_RCAN0 16
  87. #define R8A7791_CLK_QSPI_MOD 17
  88. #define R8A7791_CLK_I2C5 25
  89. #define R8A7791_CLK_IICDVFS 26
  90. #define R8A7791_CLK_I2C4 27
  91. #define R8A7791_CLK_I2C3 28
  92. #define R8A7791_CLK_I2C2 29
  93. #define R8A7791_CLK_I2C1 30
  94. #define R8A7791_CLK_I2C0 31
  95. /* MSTP11 */
  96. #define R8A7791_CLK_SCIFA3 6
  97. #define R8A7791_CLK_SCIFA4 7
  98. #define R8A7791_CLK_SCIFA5 8
  99. #endif /* __DT_BINDINGS_CLOCK_R8A7791_H__ */