common.h 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. /*
  2. * Copyright 2004-2014 Freescale Semiconductor, Inc. All Rights Reserved.
  3. */
  4. /*
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #ifndef __ASM_ARCH_MXC_COMMON_H__
  10. #define __ASM_ARCH_MXC_COMMON_H__
  11. #include <linux/reboot.h>
  12. struct irq_data;
  13. struct platform_device;
  14. struct pt_regs;
  15. struct clk;
  16. struct device_node;
  17. enum mxc_cpu_pwr_mode;
  18. struct of_device_id;
  19. void mx1_map_io(void);
  20. void mx21_map_io(void);
  21. void mx25_map_io(void);
  22. void mx27_map_io(void);
  23. void mx31_map_io(void);
  24. void mx35_map_io(void);
  25. void imx1_init_early(void);
  26. void imx21_init_early(void);
  27. void imx25_init_early(void);
  28. void imx27_init_early(void);
  29. void imx31_init_early(void);
  30. void imx35_init_early(void);
  31. void mxc_init_irq(void __iomem *);
  32. void tzic_init_irq(void);
  33. void mx1_init_irq(void);
  34. void mx21_init_irq(void);
  35. void mx25_init_irq(void);
  36. void mx27_init_irq(void);
  37. void mx31_init_irq(void);
  38. void mx35_init_irq(void);
  39. void imx1_soc_init(void);
  40. void imx21_soc_init(void);
  41. void imx25_soc_init(void);
  42. void imx27_soc_init(void);
  43. void imx31_soc_init(void);
  44. void imx35_soc_init(void);
  45. void epit_timer_init(void __iomem *base, int irq);
  46. void mxc_timer_init(void __iomem *, int);
  47. int mx1_clocks_init(unsigned long fref);
  48. int mx21_clocks_init(unsigned long lref, unsigned long fref);
  49. int mx25_clocks_init(void);
  50. int mx27_clocks_init(unsigned long fref);
  51. int mx31_clocks_init(unsigned long fref);
  52. int mx35_clocks_init(void);
  53. int mx31_clocks_init_dt(void);
  54. struct platform_device *mxc_register_gpio(char *name, int id,
  55. resource_size_t iobase, resource_size_t iosize, int irq, int irq_high);
  56. void mxc_set_cpu_type(unsigned int type);
  57. void mxc_restart(enum reboot_mode, const char *);
  58. void mxc_arch_reset_init(void __iomem *);
  59. void mxc_arch_reset_init_dt(void);
  60. int mx51_revision(void);
  61. int mx53_revision(void);
  62. void imx_set_aips(void __iomem *);
  63. void imx_aips_allow_unprivileged_access(const char *compat);
  64. int mxc_device_init(void);
  65. void imx_set_soc_revision(unsigned int rev);
  66. unsigned int imx_get_soc_revision(void);
  67. void imx_init_revision_from_anatop(void);
  68. struct device *imx_soc_device_init(void);
  69. enum mxc_cpu_pwr_mode {
  70. WAIT_CLOCKED, /* wfi only */
  71. WAIT_UNCLOCKED, /* WAIT */
  72. WAIT_UNCLOCKED_POWER_OFF, /* WAIT + SRPG */
  73. STOP_POWER_ON, /* just STOP */
  74. STOP_POWER_OFF, /* STOP + SRPG */
  75. };
  76. enum mx3_cpu_pwr_mode {
  77. MX3_RUN,
  78. MX3_WAIT,
  79. MX3_DOZE,
  80. MX3_SLEEP,
  81. };
  82. void mx3_cpu_lp_set(enum mx3_cpu_pwr_mode mode);
  83. void imx_print_silicon_rev(const char *cpu, int srev);
  84. void imx_enable_cpu(int cpu, bool enable);
  85. void imx_set_cpu_jump(int cpu, void *jump_addr);
  86. u32 imx_get_cpu_arg(int cpu);
  87. void imx_set_cpu_arg(int cpu, u32 arg);
  88. #ifdef CONFIG_SMP
  89. void v7_secondary_startup(void);
  90. void imx_scu_map_io(void);
  91. void imx_smp_prepare(void);
  92. void imx_scu_standby_enable(void);
  93. #else
  94. static inline void imx_scu_map_io(void) {}
  95. static inline void imx_smp_prepare(void) {}
  96. static inline void imx_scu_standby_enable(void) {}
  97. #endif
  98. void imx_src_init(void);
  99. void imx_gpc_init(void);
  100. void imx_gpc_pre_suspend(bool arm_power_off);
  101. void imx_gpc_post_resume(void);
  102. void imx_gpc_mask_all(void);
  103. void imx_gpc_restore_all(void);
  104. void imx_gpc_irq_mask(struct irq_data *d);
  105. void imx_gpc_irq_unmask(struct irq_data *d);
  106. void imx_anatop_init(void);
  107. void imx_anatop_pre_suspend(void);
  108. void imx_anatop_post_resume(void);
  109. int imx6q_set_lpm(enum mxc_cpu_pwr_mode mode);
  110. void imx6q_set_int_mem_clk_lpm(bool enable);
  111. void imx6sl_set_wait_clk(bool enter);
  112. void imx_cpu_die(unsigned int cpu);
  113. int imx_cpu_kill(unsigned int cpu);
  114. #ifdef CONFIG_SUSPEND
  115. void v7_cpu_resume(void);
  116. void imx6_suspend(void __iomem *ocram_vbase);
  117. #else
  118. static inline void v7_cpu_resume(void) {}
  119. static inline void imx6_suspend(void __iomem *ocram_vbase) {}
  120. #endif
  121. void imx6q_pm_init(void);
  122. void imx6dl_pm_init(void);
  123. void imx6sl_pm_init(void);
  124. void imx6sx_pm_init(void);
  125. void imx6q_pm_set_ccm_base(void __iomem *base);
  126. #ifdef CONFIG_PM
  127. void imx51_pm_init(void);
  128. void imx53_pm_init(void);
  129. void imx5_pm_set_ccm_base(void __iomem *base);
  130. #else
  131. static inline void imx51_pm_init(void) {}
  132. static inline void imx53_pm_init(void) {}
  133. static inline void imx5_pm_set_ccm_base(void __iomem *base) {}
  134. #endif
  135. #ifdef CONFIG_NEON
  136. int mx51_neon_fixup(void);
  137. #else
  138. static inline int mx51_neon_fixup(void) { return 0; }
  139. #endif
  140. #ifdef CONFIG_CACHE_L2X0
  141. void imx_init_l2cache(void);
  142. #else
  143. static inline void imx_init_l2cache(void) {}
  144. #endif
  145. extern struct smp_operations imx_smp_ops;
  146. #endif