clk-mt2701-img.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /*
  2. * Copyright (c) 2014 MediaTek Inc.
  3. * Author: Shunli Wang <shunli.wang@mediatek.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #include <linux/clk-provider.h>
  15. #include <linux/platform_device.h>
  16. #include "clk-mtk.h"
  17. #include "clk-gate.h"
  18. #include <dt-bindings/clock/mt2701-clk.h>
  19. static const struct mtk_gate_regs img_cg_regs = {
  20. .set_ofs = 0x0004,
  21. .clr_ofs = 0x0008,
  22. .sta_ofs = 0x0000,
  23. };
  24. #define GATE_IMG(_id, _name, _parent, _shift) { \
  25. .id = _id, \
  26. .name = _name, \
  27. .parent_name = _parent, \
  28. .regs = &img_cg_regs, \
  29. .shift = _shift, \
  30. .ops = &mtk_clk_gate_ops_setclr, \
  31. }
  32. static const struct mtk_gate img_clks[] = {
  33. GATE_IMG(CLK_IMG_SMI_COMM, "img_smi_comm", "mm_sel", 0),
  34. GATE_IMG(CLK_IMG_RESZ, "img_resz", "mm_sel", 1),
  35. GATE_IMG(CLK_IMG_JPGDEC_SMI, "img_jpgdec_smi", "mm_sel", 5),
  36. GATE_IMG(CLK_IMG_JPGDEC, "img_jpgdec", "mm_sel", 6),
  37. GATE_IMG(CLK_IMG_VENC_LT, "img_venc_lt", "mm_sel", 8),
  38. GATE_IMG(CLK_IMG_VENC, "img_venc", "mm_sel", 9),
  39. };
  40. static const struct of_device_id of_match_clk_mt2701_img[] = {
  41. { .compatible = "mediatek,mt2701-imgsys", },
  42. {}
  43. };
  44. static int clk_mt2701_img_probe(struct platform_device *pdev)
  45. {
  46. struct clk_onecell_data *clk_data;
  47. int r;
  48. struct device_node *node = pdev->dev.of_node;
  49. clk_data = mtk_alloc_clk_data(CLK_IMG_NR);
  50. mtk_clk_register_gates(node, img_clks, ARRAY_SIZE(img_clks),
  51. clk_data);
  52. r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
  53. if (r)
  54. dev_err(&pdev->dev,
  55. "could not register clock provider: %s: %d\n",
  56. pdev->name, r);
  57. return r;
  58. }
  59. static struct platform_driver clk_mt2701_img_drv = {
  60. .probe = clk_mt2701_img_probe,
  61. .driver = {
  62. .name = "clk-mt2701-img",
  63. .of_match_table = of_match_clk_mt2701_img,
  64. },
  65. };
  66. builtin_platform_driver(clk_mt2701_img_drv);