fw.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849
  1. /******************************************************************************
  2. *
  3. * This file is provided under a dual BSD/GPLv2 license. When using or
  4. * redistributing this file, you may do so under either license.
  5. *
  6. * GPL LICENSE SUMMARY
  7. *
  8. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  9. * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of version 2 of the GNU General Public License as
  13. * published by the Free Software Foundation.
  14. *
  15. * This program is distributed in the hope that it will be useful, but
  16. * WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18. * General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
  23. * USA
  24. *
  25. * The full GNU General Public License is included in this distribution
  26. * in the file called COPYING.
  27. *
  28. * Contact Information:
  29. * Intel Linux Wireless <ilw@linux.intel.com>
  30. * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
  31. *
  32. * BSD LICENSE
  33. *
  34. * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
  35. * Copyright(c) 2013 - 2014 Intel Mobile Communications GmbH
  36. * All rights reserved.
  37. *
  38. * Redistribution and use in source and binary forms, with or without
  39. * modification, are permitted provided that the following conditions
  40. * are met:
  41. *
  42. * * Redistributions of source code must retain the above copyright
  43. * notice, this list of conditions and the following disclaimer.
  44. * * Redistributions in binary form must reproduce the above copyright
  45. * notice, this list of conditions and the following disclaimer in
  46. * the documentation and/or other materials provided with the
  47. * distribution.
  48. * * Neither the name Intel Corporation nor the names of its
  49. * contributors may be used to endorse or promote products derived
  50. * from this software without specific prior written permission.
  51. *
  52. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  53. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  54. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  55. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  56. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  57. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  58. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  59. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  60. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  61. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  62. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  63. *
  64. *****************************************************************************/
  65. #include <net/mac80211.h>
  66. #include "iwl-trans.h"
  67. #include "iwl-op-mode.h"
  68. #include "iwl-fw.h"
  69. #include "iwl-debug.h"
  70. #include "iwl-csr.h" /* for iwl_mvm_rx_card_state_notif */
  71. #include "iwl-io.h" /* for iwl_mvm_rx_card_state_notif */
  72. #include "iwl-prph.h"
  73. #include "iwl-eeprom-parse.h"
  74. #include "mvm.h"
  75. #include "iwl-phy-db.h"
  76. #define MVM_UCODE_ALIVE_TIMEOUT HZ
  77. #define MVM_UCODE_CALIB_TIMEOUT (2*HZ)
  78. #define UCODE_VALID_OK cpu_to_le32(0x1)
  79. struct iwl_mvm_alive_data {
  80. bool valid;
  81. u32 scd_base_addr;
  82. };
  83. static inline const struct fw_img *
  84. iwl_get_ucode_image(struct iwl_mvm *mvm, enum iwl_ucode_type ucode_type)
  85. {
  86. if (ucode_type >= IWL_UCODE_TYPE_MAX)
  87. return NULL;
  88. return &mvm->fw->img[ucode_type];
  89. }
  90. static int iwl_send_tx_ant_cfg(struct iwl_mvm *mvm, u8 valid_tx_ant)
  91. {
  92. struct iwl_tx_ant_cfg_cmd tx_ant_cmd = {
  93. .valid = cpu_to_le32(valid_tx_ant),
  94. };
  95. IWL_DEBUG_FW(mvm, "select valid tx ant: %u\n", valid_tx_ant);
  96. return iwl_mvm_send_cmd_pdu(mvm, TX_ANT_CONFIGURATION_CMD, 0,
  97. sizeof(tx_ant_cmd), &tx_ant_cmd);
  98. }
  99. static bool iwl_alive_fn(struct iwl_notif_wait_data *notif_wait,
  100. struct iwl_rx_packet *pkt, void *data)
  101. {
  102. struct iwl_mvm *mvm =
  103. container_of(notif_wait, struct iwl_mvm, notif_wait);
  104. struct iwl_mvm_alive_data *alive_data = data;
  105. struct mvm_alive_resp_ver1 *palive1;
  106. struct mvm_alive_resp_ver2 *palive2;
  107. struct mvm_alive_resp *palive;
  108. if (iwl_rx_packet_payload_len(pkt) == sizeof(*palive1)) {
  109. palive1 = (void *)pkt->data;
  110. mvm->support_umac_log = false;
  111. mvm->error_event_table =
  112. le32_to_cpu(palive1->error_event_table_ptr);
  113. mvm->log_event_table =
  114. le32_to_cpu(palive1->log_event_table_ptr);
  115. alive_data->scd_base_addr = le32_to_cpu(palive1->scd_base_ptr);
  116. alive_data->valid = le16_to_cpu(palive1->status) ==
  117. IWL_ALIVE_STATUS_OK;
  118. IWL_DEBUG_FW(mvm,
  119. "Alive VER1 ucode status 0x%04x revision 0x%01X 0x%01X flags 0x%01X\n",
  120. le16_to_cpu(palive1->status), palive1->ver_type,
  121. palive1->ver_subtype, palive1->flags);
  122. } else if (iwl_rx_packet_payload_len(pkt) == sizeof(*palive2)) {
  123. palive2 = (void *)pkt->data;
  124. mvm->error_event_table =
  125. le32_to_cpu(palive2->error_event_table_ptr);
  126. mvm->log_event_table =
  127. le32_to_cpu(palive2->log_event_table_ptr);
  128. alive_data->scd_base_addr = le32_to_cpu(palive2->scd_base_ptr);
  129. mvm->umac_error_event_table =
  130. le32_to_cpu(palive2->error_info_addr);
  131. mvm->sf_space.addr = le32_to_cpu(palive2->st_fwrd_addr);
  132. mvm->sf_space.size = le32_to_cpu(palive2->st_fwrd_size);
  133. alive_data->valid = le16_to_cpu(palive2->status) ==
  134. IWL_ALIVE_STATUS_OK;
  135. if (mvm->umac_error_event_table)
  136. mvm->support_umac_log = true;
  137. IWL_DEBUG_FW(mvm,
  138. "Alive VER2 ucode status 0x%04x revision 0x%01X 0x%01X flags 0x%01X\n",
  139. le16_to_cpu(palive2->status), palive2->ver_type,
  140. palive2->ver_subtype, palive2->flags);
  141. IWL_DEBUG_FW(mvm,
  142. "UMAC version: Major - 0x%x, Minor - 0x%x\n",
  143. palive2->umac_major, palive2->umac_minor);
  144. } else if (iwl_rx_packet_payload_len(pkt) == sizeof(*palive)) {
  145. palive = (void *)pkt->data;
  146. mvm->error_event_table =
  147. le32_to_cpu(palive->error_event_table_ptr);
  148. mvm->log_event_table =
  149. le32_to_cpu(palive->log_event_table_ptr);
  150. alive_data->scd_base_addr = le32_to_cpu(palive->scd_base_ptr);
  151. mvm->umac_error_event_table =
  152. le32_to_cpu(palive->error_info_addr);
  153. mvm->sf_space.addr = le32_to_cpu(palive->st_fwrd_addr);
  154. mvm->sf_space.size = le32_to_cpu(palive->st_fwrd_size);
  155. alive_data->valid = le16_to_cpu(palive->status) ==
  156. IWL_ALIVE_STATUS_OK;
  157. if (mvm->umac_error_event_table)
  158. mvm->support_umac_log = true;
  159. IWL_DEBUG_FW(mvm,
  160. "Alive VER3 ucode status 0x%04x revision 0x%01X 0x%01X flags 0x%01X\n",
  161. le16_to_cpu(palive->status), palive->ver_type,
  162. palive->ver_subtype, palive->flags);
  163. IWL_DEBUG_FW(mvm,
  164. "UMAC version: Major - 0x%x, Minor - 0x%x\n",
  165. le32_to_cpu(palive->umac_major),
  166. le32_to_cpu(palive->umac_minor));
  167. }
  168. return true;
  169. }
  170. static bool iwl_wait_phy_db_entry(struct iwl_notif_wait_data *notif_wait,
  171. struct iwl_rx_packet *pkt, void *data)
  172. {
  173. struct iwl_phy_db *phy_db = data;
  174. if (pkt->hdr.cmd != CALIB_RES_NOTIF_PHY_DB) {
  175. WARN_ON(pkt->hdr.cmd != INIT_COMPLETE_NOTIF);
  176. return true;
  177. }
  178. WARN_ON(iwl_phy_db_set_section(phy_db, pkt, GFP_ATOMIC));
  179. return false;
  180. }
  181. static int iwl_mvm_load_ucode_wait_alive(struct iwl_mvm *mvm,
  182. enum iwl_ucode_type ucode_type)
  183. {
  184. struct iwl_notification_wait alive_wait;
  185. struct iwl_mvm_alive_data alive_data;
  186. const struct fw_img *fw;
  187. int ret, i;
  188. enum iwl_ucode_type old_type = mvm->cur_ucode;
  189. static const u8 alive_cmd[] = { MVM_ALIVE };
  190. struct iwl_sf_region st_fwrd_space;
  191. if (ucode_type == IWL_UCODE_REGULAR &&
  192. iwl_fw_dbg_conf_usniffer(mvm->fw, FW_DBG_START_FROM_ALIVE))
  193. fw = iwl_get_ucode_image(mvm, IWL_UCODE_REGULAR_USNIFFER);
  194. else
  195. fw = iwl_get_ucode_image(mvm, ucode_type);
  196. if (WARN_ON(!fw))
  197. return -EINVAL;
  198. mvm->cur_ucode = ucode_type;
  199. mvm->ucode_loaded = false;
  200. iwl_init_notification_wait(&mvm->notif_wait, &alive_wait,
  201. alive_cmd, ARRAY_SIZE(alive_cmd),
  202. iwl_alive_fn, &alive_data);
  203. ret = iwl_trans_start_fw(mvm->trans, fw, ucode_type == IWL_UCODE_INIT);
  204. if (ret) {
  205. mvm->cur_ucode = old_type;
  206. iwl_remove_notification(&mvm->notif_wait, &alive_wait);
  207. return ret;
  208. }
  209. /*
  210. * Some things may run in the background now, but we
  211. * just wait for the ALIVE notification here.
  212. */
  213. ret = iwl_wait_notification(&mvm->notif_wait, &alive_wait,
  214. MVM_UCODE_ALIVE_TIMEOUT);
  215. if (ret) {
  216. mvm->cur_ucode = old_type;
  217. return ret;
  218. }
  219. if (!alive_data.valid) {
  220. IWL_ERR(mvm, "Loaded ucode is not valid!\n");
  221. mvm->cur_ucode = old_type;
  222. return -EIO;
  223. }
  224. /*
  225. * update the sdio allocation according to the pointer we get in the
  226. * alive notification.
  227. */
  228. st_fwrd_space.addr = mvm->sf_space.addr;
  229. st_fwrd_space.size = mvm->sf_space.size;
  230. ret = iwl_trans_update_sf(mvm->trans, &st_fwrd_space);
  231. if (ret) {
  232. IWL_ERR(mvm, "Failed to update SF size. ret %d\n", ret);
  233. return ret;
  234. }
  235. iwl_trans_fw_alive(mvm->trans, alive_data.scd_base_addr);
  236. /*
  237. * Note: all the queues are enabled as part of the interface
  238. * initialization, but in firmware restart scenarios they
  239. * could be stopped, so wake them up. In firmware restart,
  240. * mac80211 will have the queues stopped as well until the
  241. * reconfiguration completes. During normal startup, they
  242. * will be empty.
  243. */
  244. for (i = 0; i < IWL_MAX_HW_QUEUES; i++) {
  245. if (i < mvm->first_agg_queue && i != IWL_MVM_CMD_QUEUE)
  246. mvm->queue_to_mac80211[i] = i;
  247. else
  248. mvm->queue_to_mac80211[i] = IWL_INVALID_MAC80211_QUEUE;
  249. }
  250. for (i = 0; i < IEEE80211_MAX_QUEUES; i++)
  251. atomic_set(&mvm->mac80211_queue_stop_count[i], 0);
  252. mvm->ucode_loaded = true;
  253. return 0;
  254. }
  255. static int iwl_send_phy_cfg_cmd(struct iwl_mvm *mvm)
  256. {
  257. struct iwl_phy_cfg_cmd phy_cfg_cmd;
  258. enum iwl_ucode_type ucode_type = mvm->cur_ucode;
  259. /* Set parameters */
  260. phy_cfg_cmd.phy_cfg = cpu_to_le32(iwl_mvm_get_phy_config(mvm));
  261. phy_cfg_cmd.calib_control.event_trigger =
  262. mvm->fw->default_calib[ucode_type].event_trigger;
  263. phy_cfg_cmd.calib_control.flow_trigger =
  264. mvm->fw->default_calib[ucode_type].flow_trigger;
  265. IWL_DEBUG_INFO(mvm, "Sending Phy CFG command: 0x%x\n",
  266. phy_cfg_cmd.phy_cfg);
  267. return iwl_mvm_send_cmd_pdu(mvm, PHY_CONFIGURATION_CMD, 0,
  268. sizeof(phy_cfg_cmd), &phy_cfg_cmd);
  269. }
  270. int iwl_run_init_mvm_ucode(struct iwl_mvm *mvm, bool read_nvm)
  271. {
  272. struct iwl_notification_wait calib_wait;
  273. static const u8 init_complete[] = {
  274. INIT_COMPLETE_NOTIF,
  275. CALIB_RES_NOTIF_PHY_DB
  276. };
  277. int ret;
  278. lockdep_assert_held(&mvm->mutex);
  279. if (WARN_ON_ONCE(mvm->init_ucode_complete || mvm->calibrating))
  280. return 0;
  281. iwl_init_notification_wait(&mvm->notif_wait,
  282. &calib_wait,
  283. init_complete,
  284. ARRAY_SIZE(init_complete),
  285. iwl_wait_phy_db_entry,
  286. mvm->phy_db);
  287. /* Will also start the device */
  288. ret = iwl_mvm_load_ucode_wait_alive(mvm, IWL_UCODE_INIT);
  289. if (ret) {
  290. IWL_ERR(mvm, "Failed to start INIT ucode: %d\n", ret);
  291. goto error;
  292. }
  293. ret = iwl_send_bt_init_conf(mvm);
  294. if (ret)
  295. goto error;
  296. /* Read the NVM only at driver load time, no need to do this twice */
  297. if (read_nvm) {
  298. /* Read nvm */
  299. ret = iwl_nvm_init(mvm, true);
  300. if (ret) {
  301. IWL_ERR(mvm, "Failed to read NVM: %d\n", ret);
  302. goto error;
  303. }
  304. }
  305. /* In case we read the NVM from external file, load it to the NIC */
  306. if (mvm->nvm_file_name)
  307. iwl_mvm_load_nvm_to_nic(mvm);
  308. ret = iwl_nvm_check_version(mvm->nvm_data, mvm->trans);
  309. WARN_ON(ret);
  310. /*
  311. * abort after reading the nvm in case RF Kill is on, we will complete
  312. * the init seq later when RF kill will switch to off
  313. */
  314. if (iwl_mvm_is_radio_killed(mvm)) {
  315. IWL_DEBUG_RF_KILL(mvm,
  316. "jump over all phy activities due to RF kill\n");
  317. iwl_remove_notification(&mvm->notif_wait, &calib_wait);
  318. ret = 1;
  319. goto out;
  320. }
  321. mvm->calibrating = true;
  322. /* Send TX valid antennas before triggering calibrations */
  323. ret = iwl_send_tx_ant_cfg(mvm, iwl_mvm_get_valid_tx_ant(mvm));
  324. if (ret)
  325. goto error;
  326. /*
  327. * Send phy configurations command to init uCode
  328. * to start the 16.0 uCode init image internal calibrations.
  329. */
  330. ret = iwl_send_phy_cfg_cmd(mvm);
  331. if (ret) {
  332. IWL_ERR(mvm, "Failed to run INIT calibrations: %d\n",
  333. ret);
  334. goto error;
  335. }
  336. /*
  337. * Some things may run in the background now, but we
  338. * just wait for the calibration complete notification.
  339. */
  340. ret = iwl_wait_notification(&mvm->notif_wait, &calib_wait,
  341. MVM_UCODE_CALIB_TIMEOUT);
  342. if (!ret)
  343. mvm->init_ucode_complete = true;
  344. if (ret && iwl_mvm_is_radio_killed(mvm)) {
  345. IWL_DEBUG_RF_KILL(mvm, "RFKILL while calibrating.\n");
  346. ret = 1;
  347. }
  348. goto out;
  349. error:
  350. iwl_remove_notification(&mvm->notif_wait, &calib_wait);
  351. out:
  352. mvm->calibrating = false;
  353. if (iwlmvm_mod_params.init_dbg && !mvm->nvm_data) {
  354. /* we want to debug INIT and we have no NVM - fake */
  355. mvm->nvm_data = kzalloc(sizeof(struct iwl_nvm_data) +
  356. sizeof(struct ieee80211_channel) +
  357. sizeof(struct ieee80211_rate),
  358. GFP_KERNEL);
  359. if (!mvm->nvm_data)
  360. return -ENOMEM;
  361. mvm->nvm_data->bands[0].channels = mvm->nvm_data->channels;
  362. mvm->nvm_data->bands[0].n_channels = 1;
  363. mvm->nvm_data->bands[0].n_bitrates = 1;
  364. mvm->nvm_data->bands[0].bitrates =
  365. (void *)mvm->nvm_data->channels + 1;
  366. mvm->nvm_data->bands[0].bitrates->hw_value = 10;
  367. }
  368. return ret;
  369. }
  370. static void iwl_mvm_get_shared_mem_conf(struct iwl_mvm *mvm)
  371. {
  372. struct iwl_host_cmd cmd = {
  373. .id = SHARED_MEM_CFG,
  374. .flags = CMD_WANT_SKB,
  375. .data = { NULL, },
  376. .len = { 0, },
  377. };
  378. struct iwl_rx_packet *pkt;
  379. struct iwl_shared_mem_cfg *mem_cfg;
  380. u32 i;
  381. lockdep_assert_held(&mvm->mutex);
  382. if (WARN_ON(iwl_mvm_send_cmd(mvm, &cmd)))
  383. return;
  384. pkt = cmd.resp_pkt;
  385. if (pkt->hdr.flags & IWL_CMD_FAILED_MSK) {
  386. IWL_ERR(mvm, "Bad return from SHARED_MEM_CFG (0x%08X)\n",
  387. pkt->hdr.flags);
  388. goto exit;
  389. }
  390. mem_cfg = (void *)pkt->data;
  391. mvm->shared_mem_cfg.shared_mem_addr =
  392. le32_to_cpu(mem_cfg->shared_mem_addr);
  393. mvm->shared_mem_cfg.shared_mem_size =
  394. le32_to_cpu(mem_cfg->shared_mem_size);
  395. mvm->shared_mem_cfg.sample_buff_addr =
  396. le32_to_cpu(mem_cfg->sample_buff_addr);
  397. mvm->shared_mem_cfg.sample_buff_size =
  398. le32_to_cpu(mem_cfg->sample_buff_size);
  399. mvm->shared_mem_cfg.txfifo_addr = le32_to_cpu(mem_cfg->txfifo_addr);
  400. for (i = 0; i < ARRAY_SIZE(mvm->shared_mem_cfg.txfifo_size); i++)
  401. mvm->shared_mem_cfg.txfifo_size[i] =
  402. le32_to_cpu(mem_cfg->txfifo_size[i]);
  403. for (i = 0; i < ARRAY_SIZE(mvm->shared_mem_cfg.rxfifo_size); i++)
  404. mvm->shared_mem_cfg.rxfifo_size[i] =
  405. le32_to_cpu(mem_cfg->rxfifo_size[i]);
  406. mvm->shared_mem_cfg.page_buff_addr =
  407. le32_to_cpu(mem_cfg->page_buff_addr);
  408. mvm->shared_mem_cfg.page_buff_size =
  409. le32_to_cpu(mem_cfg->page_buff_size);
  410. IWL_DEBUG_INFO(mvm, "SHARED MEM CFG: got memory offsets/sizes\n");
  411. exit:
  412. iwl_free_resp(&cmd);
  413. }
  414. int iwl_mvm_fw_dbg_collect_desc(struct iwl_mvm *mvm,
  415. struct iwl_mvm_dump_desc *desc,
  416. unsigned int delay)
  417. {
  418. if (test_and_set_bit(IWL_MVM_STATUS_DUMPING_FW_LOG, &mvm->status))
  419. return -EBUSY;
  420. if (WARN_ON(mvm->fw_dump_desc))
  421. iwl_mvm_free_fw_dump_desc(mvm);
  422. IWL_WARN(mvm, "Collecting data: trigger %d fired.\n",
  423. le32_to_cpu(desc->trig_desc.type));
  424. mvm->fw_dump_desc = desc;
  425. /* stop recording */
  426. if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000) {
  427. iwl_set_bits_prph(mvm->trans, MON_BUFF_SAMPLE_CTL, 0x100);
  428. } else {
  429. iwl_write_prph(mvm->trans, DBGC_IN_SAMPLE, 0);
  430. /* wait before we collect the data till the DBGC stop */
  431. udelay(100);
  432. }
  433. queue_delayed_work(system_wq, &mvm->fw_dump_wk, delay);
  434. return 0;
  435. }
  436. int iwl_mvm_fw_dbg_collect(struct iwl_mvm *mvm, enum iwl_fw_dbg_trigger trig,
  437. const char *str, size_t len, unsigned int delay)
  438. {
  439. struct iwl_mvm_dump_desc *desc;
  440. desc = kzalloc(sizeof(*desc) + len, GFP_ATOMIC);
  441. if (!desc)
  442. return -ENOMEM;
  443. desc->len = len;
  444. desc->trig_desc.type = cpu_to_le32(trig);
  445. memcpy(desc->trig_desc.data, str, len);
  446. return iwl_mvm_fw_dbg_collect_desc(mvm, desc, delay);
  447. }
  448. int iwl_mvm_fw_dbg_collect_trig(struct iwl_mvm *mvm,
  449. struct iwl_fw_dbg_trigger_tlv *trigger,
  450. const char *str, size_t len)
  451. {
  452. unsigned int delay = msecs_to_jiffies(le32_to_cpu(trigger->stop_delay));
  453. u16 occurrences = le16_to_cpu(trigger->occurrences);
  454. int ret;
  455. if (!occurrences)
  456. return 0;
  457. ret = iwl_mvm_fw_dbg_collect(mvm, le32_to_cpu(trigger->id), str,
  458. len, delay);
  459. if (ret)
  460. return ret;
  461. trigger->occurrences = cpu_to_le16(occurrences - 1);
  462. return 0;
  463. }
  464. static inline void iwl_mvm_restart_early_start(struct iwl_mvm *mvm)
  465. {
  466. if (mvm->cfg->device_family == IWL_DEVICE_FAMILY_7000)
  467. iwl_clear_bits_prph(mvm->trans, MON_BUFF_SAMPLE_CTL, 0x100);
  468. else
  469. iwl_write_prph(mvm->trans, DBGC_IN_SAMPLE, 1);
  470. }
  471. int iwl_mvm_start_fw_dbg_conf(struct iwl_mvm *mvm, u8 conf_id)
  472. {
  473. u8 *ptr;
  474. int ret;
  475. int i;
  476. if (WARN_ONCE(conf_id >= ARRAY_SIZE(mvm->fw->dbg_conf_tlv),
  477. "Invalid configuration %d\n", conf_id))
  478. return -EINVAL;
  479. /* EARLY START - firmware's configuration is hard coded */
  480. if ((!mvm->fw->dbg_conf_tlv[conf_id] ||
  481. !mvm->fw->dbg_conf_tlv[conf_id]->num_of_hcmds) &&
  482. conf_id == FW_DBG_START_FROM_ALIVE) {
  483. iwl_mvm_restart_early_start(mvm);
  484. return 0;
  485. }
  486. if (!mvm->fw->dbg_conf_tlv[conf_id])
  487. return -EINVAL;
  488. if (mvm->fw_dbg_conf != FW_DBG_INVALID)
  489. IWL_WARN(mvm, "FW already configured (%d) - re-configuring\n",
  490. mvm->fw_dbg_conf);
  491. /* Send all HCMDs for configuring the FW debug */
  492. ptr = (void *)&mvm->fw->dbg_conf_tlv[conf_id]->hcmd;
  493. for (i = 0; i < mvm->fw->dbg_conf_tlv[conf_id]->num_of_hcmds; i++) {
  494. struct iwl_fw_dbg_conf_hcmd *cmd = (void *)ptr;
  495. ret = iwl_mvm_send_cmd_pdu(mvm, cmd->id, 0,
  496. le16_to_cpu(cmd->len), cmd->data);
  497. if (ret)
  498. return ret;
  499. ptr += sizeof(*cmd);
  500. ptr += le16_to_cpu(cmd->len);
  501. }
  502. mvm->fw_dbg_conf = conf_id;
  503. return ret;
  504. }
  505. static int iwl_mvm_config_ltr_v1(struct iwl_mvm *mvm)
  506. {
  507. struct iwl_ltr_config_cmd_v1 cmd_v1 = {
  508. .flags = cpu_to_le32(LTR_CFG_FLAG_FEATURE_ENABLE),
  509. };
  510. if (!mvm->trans->ltr_enabled)
  511. return 0;
  512. return iwl_mvm_send_cmd_pdu(mvm, LTR_CONFIG, 0,
  513. sizeof(cmd_v1), &cmd_v1);
  514. }
  515. static int iwl_mvm_config_ltr(struct iwl_mvm *mvm)
  516. {
  517. struct iwl_ltr_config_cmd cmd = {
  518. .flags = cpu_to_le32(LTR_CFG_FLAG_FEATURE_ENABLE),
  519. };
  520. if (!mvm->trans->ltr_enabled)
  521. return 0;
  522. if (!(mvm->fw->ucode_capa.api[0] & IWL_UCODE_TLV_API_HDC_PHASE_0))
  523. return iwl_mvm_config_ltr_v1(mvm);
  524. return iwl_mvm_send_cmd_pdu(mvm, LTR_CONFIG, 0,
  525. sizeof(cmd), &cmd);
  526. }
  527. int iwl_mvm_up(struct iwl_mvm *mvm)
  528. {
  529. int ret, i;
  530. struct ieee80211_channel *chan;
  531. struct cfg80211_chan_def chandef;
  532. lockdep_assert_held(&mvm->mutex);
  533. ret = iwl_trans_start_hw(mvm->trans);
  534. if (ret)
  535. return ret;
  536. /*
  537. * If we haven't completed the run of the init ucode during
  538. * module loading, load init ucode now
  539. * (for example, if we were in RFKILL)
  540. */
  541. if (!mvm->init_ucode_complete) {
  542. ret = iwl_run_init_mvm_ucode(mvm, false);
  543. if (ret && !iwlmvm_mod_params.init_dbg) {
  544. IWL_ERR(mvm, "Failed to run INIT ucode: %d\n", ret);
  545. /* this can't happen */
  546. if (WARN_ON(ret > 0))
  547. ret = -ERFKILL;
  548. goto error;
  549. }
  550. if (!iwlmvm_mod_params.init_dbg) {
  551. /*
  552. * should stop and start HW since that INIT
  553. * image just loaded
  554. */
  555. iwl_trans_stop_device(mvm->trans);
  556. ret = iwl_trans_start_hw(mvm->trans);
  557. if (ret)
  558. return ret;
  559. }
  560. }
  561. if (iwlmvm_mod_params.init_dbg)
  562. return 0;
  563. ret = iwl_mvm_load_ucode_wait_alive(mvm, IWL_UCODE_REGULAR);
  564. if (ret) {
  565. IWL_ERR(mvm, "Failed to start RT ucode: %d\n", ret);
  566. goto error;
  567. }
  568. if (IWL_UCODE_API(mvm->fw->ucode_ver) >= 10)
  569. iwl_mvm_get_shared_mem_conf(mvm);
  570. ret = iwl_mvm_sf_update(mvm, NULL, false);
  571. if (ret)
  572. IWL_ERR(mvm, "Failed to initialize Smart Fifo\n");
  573. mvm->fw_dbg_conf = FW_DBG_INVALID;
  574. /* if we have a destination, assume EARLY START */
  575. if (mvm->fw->dbg_dest_tlv)
  576. mvm->fw_dbg_conf = FW_DBG_START_FROM_ALIVE;
  577. iwl_mvm_start_fw_dbg_conf(mvm, FW_DBG_START_FROM_ALIVE);
  578. ret = iwl_send_tx_ant_cfg(mvm, iwl_mvm_get_valid_tx_ant(mvm));
  579. if (ret)
  580. goto error;
  581. ret = iwl_send_bt_init_conf(mvm);
  582. if (ret)
  583. goto error;
  584. /* Send phy db control command and then phy db calibration*/
  585. ret = iwl_send_phy_db_data(mvm->phy_db);
  586. if (ret)
  587. goto error;
  588. ret = iwl_send_phy_cfg_cmd(mvm);
  589. if (ret)
  590. goto error;
  591. /* init the fw <-> mac80211 STA mapping */
  592. for (i = 0; i < IWL_MVM_STATION_COUNT; i++)
  593. RCU_INIT_POINTER(mvm->fw_id_to_mac_id[i], NULL);
  594. mvm->tdls_cs.peer.sta_id = IWL_MVM_STATION_COUNT;
  595. /* reset quota debouncing buffer - 0xff will yield invalid data */
  596. memset(&mvm->last_quota_cmd, 0xff, sizeof(mvm->last_quota_cmd));
  597. /* Add auxiliary station for scanning */
  598. ret = iwl_mvm_add_aux_sta(mvm);
  599. if (ret)
  600. goto error;
  601. /* Add all the PHY contexts */
  602. chan = &mvm->hw->wiphy->bands[IEEE80211_BAND_2GHZ]->channels[0];
  603. cfg80211_chandef_create(&chandef, chan, NL80211_CHAN_NO_HT);
  604. for (i = 0; i < NUM_PHY_CTX; i++) {
  605. /*
  606. * The channel used here isn't relevant as it's
  607. * going to be overwritten in the other flows.
  608. * For now use the first channel we have.
  609. */
  610. ret = iwl_mvm_phy_ctxt_add(mvm, &mvm->phy_ctxts[i],
  611. &chandef, 1, 1);
  612. if (ret)
  613. goto error;
  614. }
  615. /* Initialize tx backoffs to the minimal possible */
  616. iwl_mvm_tt_tx_backoff(mvm, 0);
  617. WARN_ON(iwl_mvm_config_ltr(mvm));
  618. ret = iwl_mvm_power_update_device(mvm);
  619. if (ret)
  620. goto error;
  621. if (mvm->fw->ucode_capa.capa[0] & IWL_UCODE_TLV_CAPA_UMAC_SCAN) {
  622. ret = iwl_mvm_config_scan(mvm);
  623. if (ret)
  624. goto error;
  625. }
  626. /* allow FW/transport low power modes if not during restart */
  627. if (!test_bit(IWL_MVM_STATUS_IN_HW_RESTART, &mvm->status))
  628. iwl_mvm_unref(mvm, IWL_MVM_REF_UCODE_DOWN);
  629. IWL_DEBUG_INFO(mvm, "RT uCode started.\n");
  630. return 0;
  631. error:
  632. iwl_trans_stop_device(mvm->trans);
  633. return ret;
  634. }
  635. int iwl_mvm_load_d3_fw(struct iwl_mvm *mvm)
  636. {
  637. int ret, i;
  638. lockdep_assert_held(&mvm->mutex);
  639. ret = iwl_trans_start_hw(mvm->trans);
  640. if (ret)
  641. return ret;
  642. ret = iwl_mvm_load_ucode_wait_alive(mvm, IWL_UCODE_WOWLAN);
  643. if (ret) {
  644. IWL_ERR(mvm, "Failed to start WoWLAN firmware: %d\n", ret);
  645. goto error;
  646. }
  647. ret = iwl_send_tx_ant_cfg(mvm, iwl_mvm_get_valid_tx_ant(mvm));
  648. if (ret)
  649. goto error;
  650. /* Send phy db control command and then phy db calibration*/
  651. ret = iwl_send_phy_db_data(mvm->phy_db);
  652. if (ret)
  653. goto error;
  654. ret = iwl_send_phy_cfg_cmd(mvm);
  655. if (ret)
  656. goto error;
  657. /* init the fw <-> mac80211 STA mapping */
  658. for (i = 0; i < IWL_MVM_STATION_COUNT; i++)
  659. RCU_INIT_POINTER(mvm->fw_id_to_mac_id[i], NULL);
  660. /* Add auxiliary station for scanning */
  661. ret = iwl_mvm_add_aux_sta(mvm);
  662. if (ret)
  663. goto error;
  664. return 0;
  665. error:
  666. iwl_trans_stop_device(mvm->trans);
  667. return ret;
  668. }
  669. int iwl_mvm_rx_card_state_notif(struct iwl_mvm *mvm,
  670. struct iwl_rx_cmd_buffer *rxb,
  671. struct iwl_device_cmd *cmd)
  672. {
  673. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  674. struct iwl_card_state_notif *card_state_notif = (void *)pkt->data;
  675. u32 flags = le32_to_cpu(card_state_notif->flags);
  676. IWL_DEBUG_RF_KILL(mvm, "Card state received: HW:%s SW:%s CT:%s\n",
  677. (flags & HW_CARD_DISABLED) ? "Kill" : "On",
  678. (flags & SW_CARD_DISABLED) ? "Kill" : "On",
  679. (flags & CT_KILL_CARD_DISABLED) ?
  680. "Reached" : "Not reached");
  681. return 0;
  682. }
  683. int iwl_mvm_rx_radio_ver(struct iwl_mvm *mvm, struct iwl_rx_cmd_buffer *rxb,
  684. struct iwl_device_cmd *cmd)
  685. {
  686. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  687. struct iwl_radio_version_notif *radio_version = (void *)pkt->data;
  688. /* TODO: what to do with that? */
  689. IWL_DEBUG_INFO(mvm,
  690. "Radio version: flavor: 0x%08x, step 0x%08x, dash 0x%08x\n",
  691. le32_to_cpu(radio_version->radio_flavor),
  692. le32_to_cpu(radio_version->radio_step),
  693. le32_to_cpu(radio_version->radio_dash));
  694. return 0;
  695. }
  696. int iwl_mvm_rx_mfuart_notif(struct iwl_mvm *mvm,
  697. struct iwl_rx_cmd_buffer *rxb,
  698. struct iwl_device_cmd *cmd)
  699. {
  700. struct iwl_rx_packet *pkt = rxb_addr(rxb);
  701. struct iwl_mfuart_load_notif *mfuart_notif = (void *)pkt->data;
  702. IWL_DEBUG_INFO(mvm,
  703. "MFUART: installed ver: 0x%08x, external ver: 0x%08x, status: 0x%08x, duration: 0x%08x\n",
  704. le32_to_cpu(mfuart_notif->installed_ver),
  705. le32_to_cpu(mfuart_notif->external_ver),
  706. le32_to_cpu(mfuart_notif->status),
  707. le32_to_cpu(mfuart_notif->duration));
  708. return 0;
  709. }