fw_common.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867
  1. /******************************************************************************
  2. *
  3. * Copyright(c) 2009-2012 Realtek Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of version 2 of the GNU General Public License as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * The full GNU General Public License is included in this distribution in the
  15. * file called LICENSE.
  16. *
  17. * Contact Information:
  18. * wlanfae <wlanfae@realtek.com>
  19. * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
  20. * Hsinchu 300, Taiwan.
  21. *
  22. * Larry Finger <Larry.Finger@lwfinger.net>
  23. *
  24. *****************************************************************************/
  25. #include "../wifi.h"
  26. #include "../pci.h"
  27. #include "../base.h"
  28. #include "../core.h"
  29. #include "../rtl8192ce/reg.h"
  30. #include "../rtl8192ce/def.h"
  31. #include "fw_common.h"
  32. #include <linux/export.h>
  33. #include <linux/kmemleak.h>
  34. static void _rtl92c_enable_fw_download(struct ieee80211_hw *hw, bool enable)
  35. {
  36. struct rtl_priv *rtlpriv = rtl_priv(hw);
  37. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  38. if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CU) {
  39. u32 value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  40. if (enable)
  41. value32 |= MCUFWDL_EN;
  42. else
  43. value32 &= ~MCUFWDL_EN;
  44. rtl_write_dword(rtlpriv, REG_MCUFWDL, value32);
  45. } else if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE) {
  46. u8 tmp;
  47. if (enable) {
  48. tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  49. rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1,
  50. tmp | 0x04);
  51. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);
  52. rtl_write_byte(rtlpriv, REG_MCUFWDL, tmp | 0x01);
  53. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL + 2);
  54. rtl_write_byte(rtlpriv, REG_MCUFWDL + 2, tmp & 0xf7);
  55. } else {
  56. tmp = rtl_read_byte(rtlpriv, REG_MCUFWDL);
  57. rtl_write_byte(rtlpriv, REG_MCUFWDL, tmp & 0xfe);
  58. rtl_write_byte(rtlpriv, REG_MCUFWDL + 1, 0x00);
  59. }
  60. }
  61. }
  62. static void _rtl92c_fw_block_write(struct ieee80211_hw *hw,
  63. const u8 *buffer, u32 size)
  64. {
  65. struct rtl_priv *rtlpriv = rtl_priv(hw);
  66. u32 blocksize = sizeof(u32);
  67. u8 *bufferptr = (u8 *)buffer;
  68. u32 *pu4byteptr = (u32 *)buffer;
  69. u32 i, offset, blockcount, remainsize;
  70. blockcount = size / blocksize;
  71. remainsize = size % blocksize;
  72. for (i = 0; i < blockcount; i++) {
  73. offset = i * blocksize;
  74. rtl_write_dword(rtlpriv, (FW_8192C_START_ADDRESS + offset),
  75. *(pu4byteptr + i));
  76. }
  77. if (remainsize) {
  78. offset = blockcount * blocksize;
  79. bufferptr += offset;
  80. for (i = 0; i < remainsize; i++) {
  81. rtl_write_byte(rtlpriv, (FW_8192C_START_ADDRESS +
  82. offset + i), *(bufferptr + i));
  83. }
  84. }
  85. }
  86. static void _rtl92c_fw_page_write(struct ieee80211_hw *hw,
  87. u32 page, const u8 *buffer, u32 size)
  88. {
  89. struct rtl_priv *rtlpriv = rtl_priv(hw);
  90. u8 value8;
  91. u8 u8page = (u8) (page & 0x07);
  92. value8 = (rtl_read_byte(rtlpriv, REG_MCUFWDL + 2) & 0xF8) | u8page;
  93. rtl_write_byte(rtlpriv, (REG_MCUFWDL + 2), value8);
  94. _rtl92c_fw_block_write(hw, buffer, size);
  95. }
  96. static void _rtl92c_fill_dummy(u8 *pfwbuf, u32 *pfwlen)
  97. {
  98. u32 fwlen = *pfwlen;
  99. u8 remain = (u8) (fwlen % 4);
  100. remain = (remain == 0) ? 0 : (4 - remain);
  101. while (remain > 0) {
  102. pfwbuf[fwlen] = 0;
  103. fwlen++;
  104. remain--;
  105. }
  106. *pfwlen = fwlen;
  107. }
  108. static void _rtl92c_write_fw(struct ieee80211_hw *hw,
  109. enum version_8192c version, u8 *buffer, u32 size)
  110. {
  111. struct rtl_priv *rtlpriv = rtl_priv(hw);
  112. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  113. bool is_version_b;
  114. u8 *bufferptr = (u8 *)buffer;
  115. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE, "FW size is %d bytes,\n", size);
  116. is_version_b = IS_NORMAL_CHIP(version);
  117. if (is_version_b) {
  118. u32 pageNums, remainsize;
  119. u32 page, offset;
  120. if (rtlhal->hw_type == HARDWARE_TYPE_RTL8192CE)
  121. _rtl92c_fill_dummy(bufferptr, &size);
  122. pageNums = size / FW_8192C_PAGE_SIZE;
  123. remainsize = size % FW_8192C_PAGE_SIZE;
  124. if (pageNums > 4) {
  125. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  126. "Page numbers should not greater then 4\n");
  127. }
  128. for (page = 0; page < pageNums; page++) {
  129. offset = page * FW_8192C_PAGE_SIZE;
  130. _rtl92c_fw_page_write(hw, page, (bufferptr + offset),
  131. FW_8192C_PAGE_SIZE);
  132. }
  133. if (remainsize) {
  134. offset = pageNums * FW_8192C_PAGE_SIZE;
  135. page = pageNums;
  136. _rtl92c_fw_page_write(hw, page, (bufferptr + offset),
  137. remainsize);
  138. }
  139. } else {
  140. _rtl92c_fw_block_write(hw, buffer, size);
  141. }
  142. }
  143. static int _rtl92c_fw_free_to_go(struct ieee80211_hw *hw)
  144. {
  145. struct rtl_priv *rtlpriv = rtl_priv(hw);
  146. int err = -EIO;
  147. u32 counter = 0;
  148. u32 value32;
  149. do {
  150. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  151. } while ((counter++ < FW_8192C_POLLING_TIMEOUT_COUNT) &&
  152. (!(value32 & FWDL_ChkSum_rpt)));
  153. if (counter >= FW_8192C_POLLING_TIMEOUT_COUNT) {
  154. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  155. "chksum report faill ! REG_MCUFWDL:0x%08x .\n",
  156. value32);
  157. goto exit;
  158. }
  159. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  160. "Checksum report OK ! REG_MCUFWDL:0x%08x .\n", value32);
  161. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  162. value32 |= MCUFWDL_RDY;
  163. value32 &= ~WINTINI_RDY;
  164. rtl_write_dword(rtlpriv, REG_MCUFWDL, value32);
  165. counter = 0;
  166. do {
  167. value32 = rtl_read_dword(rtlpriv, REG_MCUFWDL);
  168. if (value32 & WINTINI_RDY) {
  169. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  170. "Polling FW ready success!! REG_MCUFWDL:0x%08x .\n",
  171. value32);
  172. err = 0;
  173. goto exit;
  174. }
  175. mdelay(FW_8192C_POLLING_DELAY);
  176. } while (counter++ < FW_8192C_POLLING_TIMEOUT_COUNT);
  177. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  178. "Polling FW ready fail!! REG_MCUFWDL:0x%08x .\n", value32);
  179. exit:
  180. return err;
  181. }
  182. int rtl92c_download_fw(struct ieee80211_hw *hw)
  183. {
  184. struct rtl_priv *rtlpriv = rtl_priv(hw);
  185. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  186. struct rtlwifi_firmware_header *pfwheader;
  187. u8 *pfwdata;
  188. u32 fwsize;
  189. int err;
  190. enum version_8192c version = rtlhal->version;
  191. if (!rtlhal->pfirmware)
  192. return 1;
  193. pfwheader = (struct rtlwifi_firmware_header *)rtlhal->pfirmware;
  194. pfwdata = (u8 *)rtlhal->pfirmware;
  195. fwsize = rtlhal->fwsize;
  196. if (IS_FW_HEADER_EXIST(pfwheader)) {
  197. RT_TRACE(rtlpriv, COMP_FW, DBG_DMESG,
  198. "Firmware Version(%d), Signature(%#x),Size(%d)\n",
  199. pfwheader->version, pfwheader->signature,
  200. (int)sizeof(struct rtlwifi_firmware_header));
  201. rtlhal->fw_version = le16_to_cpu(pfwheader->version);
  202. rtlhal->fw_subversion = pfwheader->subversion;
  203. pfwdata = pfwdata + sizeof(struct rtlwifi_firmware_header);
  204. fwsize = fwsize - sizeof(struct rtlwifi_firmware_header);
  205. }
  206. _rtl92c_enable_fw_download(hw, true);
  207. _rtl92c_write_fw(hw, version, pfwdata, fwsize);
  208. _rtl92c_enable_fw_download(hw, false);
  209. err = _rtl92c_fw_free_to_go(hw);
  210. if (err) {
  211. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  212. "Firmware is not ready to run!\n");
  213. } else {
  214. RT_TRACE(rtlpriv, COMP_FW, DBG_TRACE,
  215. "Firmware is ready to run!\n");
  216. }
  217. return 0;
  218. }
  219. EXPORT_SYMBOL(rtl92c_download_fw);
  220. static bool _rtl92c_check_fw_read_last_h2c(struct ieee80211_hw *hw, u8 boxnum)
  221. {
  222. struct rtl_priv *rtlpriv = rtl_priv(hw);
  223. u8 val_hmetfr, val_mcutst_1;
  224. bool result = false;
  225. val_hmetfr = rtl_read_byte(rtlpriv, REG_HMETFR);
  226. val_mcutst_1 = rtl_read_byte(rtlpriv, (REG_MCUTST_1 + boxnum));
  227. if (((val_hmetfr >> boxnum) & BIT(0)) == 0 && val_mcutst_1 == 0)
  228. result = true;
  229. return result;
  230. }
  231. static void _rtl92c_fill_h2c_command(struct ieee80211_hw *hw,
  232. u8 element_id, u32 cmd_len, u8 *cmdbuffer)
  233. {
  234. struct rtl_priv *rtlpriv = rtl_priv(hw);
  235. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  236. u8 boxnum;
  237. u16 box_reg = 0, box_extreg = 0;
  238. u8 u1b_tmp;
  239. bool isfw_read = false;
  240. u8 buf_index = 0;
  241. bool bwrite_sucess = false;
  242. u8 wait_h2c_limmit = 100;
  243. u8 wait_writeh2c_limmit = 100;
  244. u8 boxcontent[4], boxextcontent[2];
  245. u32 h2c_waitcounter = 0;
  246. unsigned long flag;
  247. u8 idx;
  248. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, "come in\n");
  249. while (true) {
  250. spin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);
  251. if (rtlhal->h2c_setinprogress) {
  252. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  253. "H2C set in progress! Wait to set..element_id(%d).\n",
  254. element_id);
  255. while (rtlhal->h2c_setinprogress) {
  256. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock,
  257. flag);
  258. h2c_waitcounter++;
  259. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  260. "Wait 100 us (%d times)...\n",
  261. h2c_waitcounter);
  262. udelay(100);
  263. if (h2c_waitcounter > 1000)
  264. return;
  265. spin_lock_irqsave(&rtlpriv->locks.h2c_lock,
  266. flag);
  267. }
  268. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  269. } else {
  270. rtlhal->h2c_setinprogress = true;
  271. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  272. break;
  273. }
  274. }
  275. while (!bwrite_sucess) {
  276. wait_writeh2c_limmit--;
  277. if (wait_writeh2c_limmit == 0) {
  278. RT_TRACE(rtlpriv, COMP_ERR, DBG_EMERG,
  279. "Write H2C fail because no trigger for FW INT!\n");
  280. break;
  281. }
  282. boxnum = rtlhal->last_hmeboxnum;
  283. switch (boxnum) {
  284. case 0:
  285. box_reg = REG_HMEBOX_0;
  286. box_extreg = REG_HMEBOX_EXT_0;
  287. break;
  288. case 1:
  289. box_reg = REG_HMEBOX_1;
  290. box_extreg = REG_HMEBOX_EXT_1;
  291. break;
  292. case 2:
  293. box_reg = REG_HMEBOX_2;
  294. box_extreg = REG_HMEBOX_EXT_2;
  295. break;
  296. case 3:
  297. box_reg = REG_HMEBOX_3;
  298. box_extreg = REG_HMEBOX_EXT_3;
  299. break;
  300. default:
  301. RT_TRACE(rtlpriv, COMP_ERR, DBG_LOUD,
  302. "switch case %#x not processed\n", boxnum);
  303. break;
  304. }
  305. isfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);
  306. while (!isfw_read) {
  307. wait_h2c_limmit--;
  308. if (wait_h2c_limmit == 0) {
  309. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  310. "Waiting too long for FW read clear HMEBox(%d)!\n",
  311. boxnum);
  312. break;
  313. }
  314. udelay(10);
  315. isfw_read = _rtl92c_check_fw_read_last_h2c(hw, boxnum);
  316. u1b_tmp = rtl_read_byte(rtlpriv, 0x1BF);
  317. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  318. "Waiting for FW read clear HMEBox(%d)!!! 0x1BF = %2x\n",
  319. boxnum, u1b_tmp);
  320. }
  321. if (!isfw_read) {
  322. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  323. "Write H2C register BOX[%d] fail!!!!! Fw do not read.\n",
  324. boxnum);
  325. break;
  326. }
  327. memset(boxcontent, 0, sizeof(boxcontent));
  328. memset(boxextcontent, 0, sizeof(boxextcontent));
  329. boxcontent[0] = element_id;
  330. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  331. "Write element_id box_reg(%4x) = %2x\n",
  332. box_reg, element_id);
  333. switch (cmd_len) {
  334. case 1:
  335. boxcontent[0] &= ~(BIT(7));
  336. memcpy((u8 *)(boxcontent) + 1,
  337. cmdbuffer + buf_index, 1);
  338. for (idx = 0; idx < 4; idx++) {
  339. rtl_write_byte(rtlpriv, box_reg + idx,
  340. boxcontent[idx]);
  341. }
  342. break;
  343. case 2:
  344. boxcontent[0] &= ~(BIT(7));
  345. memcpy((u8 *)(boxcontent) + 1,
  346. cmdbuffer + buf_index, 2);
  347. for (idx = 0; idx < 4; idx++) {
  348. rtl_write_byte(rtlpriv, box_reg + idx,
  349. boxcontent[idx]);
  350. }
  351. break;
  352. case 3:
  353. boxcontent[0] &= ~(BIT(7));
  354. memcpy((u8 *)(boxcontent) + 1,
  355. cmdbuffer + buf_index, 3);
  356. for (idx = 0; idx < 4; idx++) {
  357. rtl_write_byte(rtlpriv, box_reg + idx,
  358. boxcontent[idx]);
  359. }
  360. break;
  361. case 4:
  362. boxcontent[0] |= (BIT(7));
  363. memcpy((u8 *)(boxextcontent),
  364. cmdbuffer + buf_index, 2);
  365. memcpy((u8 *)(boxcontent) + 1,
  366. cmdbuffer + buf_index + 2, 2);
  367. for (idx = 0; idx < 2; idx++) {
  368. rtl_write_byte(rtlpriv, box_extreg + idx,
  369. boxextcontent[idx]);
  370. }
  371. for (idx = 0; idx < 4; idx++) {
  372. rtl_write_byte(rtlpriv, box_reg + idx,
  373. boxcontent[idx]);
  374. }
  375. break;
  376. case 5:
  377. boxcontent[0] |= (BIT(7));
  378. memcpy((u8 *)(boxextcontent),
  379. cmdbuffer + buf_index, 2);
  380. memcpy((u8 *)(boxcontent) + 1,
  381. cmdbuffer + buf_index + 2, 3);
  382. for (idx = 0; idx < 2; idx++) {
  383. rtl_write_byte(rtlpriv, box_extreg + idx,
  384. boxextcontent[idx]);
  385. }
  386. for (idx = 0; idx < 4; idx++) {
  387. rtl_write_byte(rtlpriv, box_reg + idx,
  388. boxcontent[idx]);
  389. }
  390. break;
  391. default:
  392. RT_TRACE(rtlpriv, COMP_ERR, DBG_LOUD,
  393. "switch case %#x not processed\n", cmd_len);
  394. break;
  395. }
  396. bwrite_sucess = true;
  397. rtlhal->last_hmeboxnum = boxnum + 1;
  398. if (rtlhal->last_hmeboxnum == 4)
  399. rtlhal->last_hmeboxnum = 0;
  400. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD,
  401. "pHalData->last_hmeboxnum = %d\n",
  402. rtlhal->last_hmeboxnum);
  403. }
  404. spin_lock_irqsave(&rtlpriv->locks.h2c_lock, flag);
  405. rtlhal->h2c_setinprogress = false;
  406. spin_unlock_irqrestore(&rtlpriv->locks.h2c_lock, flag);
  407. RT_TRACE(rtlpriv, COMP_CMD, DBG_LOUD, "go out\n");
  408. }
  409. void rtl92c_fill_h2c_cmd(struct ieee80211_hw *hw,
  410. u8 element_id, u32 cmd_len, u8 *cmdbuffer)
  411. {
  412. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  413. u32 tmp_cmdbuf[2];
  414. if (!rtlhal->fw_ready) {
  415. RT_ASSERT(false,
  416. "return H2C cmd because of Fw download fail!!!\n");
  417. return;
  418. }
  419. memset(tmp_cmdbuf, 0, 8);
  420. memcpy(tmp_cmdbuf, cmdbuffer, cmd_len);
  421. _rtl92c_fill_h2c_command(hw, element_id, cmd_len, (u8 *)&tmp_cmdbuf);
  422. return;
  423. }
  424. EXPORT_SYMBOL(rtl92c_fill_h2c_cmd);
  425. void rtl92c_firmware_selfreset(struct ieee80211_hw *hw)
  426. {
  427. u8 u1b_tmp;
  428. u8 delay = 100;
  429. struct rtl_priv *rtlpriv = rtl_priv(hw);
  430. rtl_write_byte(rtlpriv, REG_HMETFR + 3, 0x20);
  431. u1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  432. while (u1b_tmp & BIT(2)) {
  433. delay--;
  434. if (delay == 0) {
  435. RT_ASSERT(false, "8051 reset fail.\n");
  436. break;
  437. }
  438. udelay(50);
  439. u1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);
  440. }
  441. }
  442. EXPORT_SYMBOL(rtl92c_firmware_selfreset);
  443. void rtl92c_set_fw_pwrmode_cmd(struct ieee80211_hw *hw, u8 mode)
  444. {
  445. struct rtl_priv *rtlpriv = rtl_priv(hw);
  446. u8 u1_h2c_set_pwrmode[3] = { 0 };
  447. struct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));
  448. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD, "FW LPS mode = %d\n", mode);
  449. SET_H2CCMD_PWRMODE_PARM_MODE(u1_h2c_set_pwrmode, mode);
  450. SET_H2CCMD_PWRMODE_PARM_SMART_PS(u1_h2c_set_pwrmode,
  451. (rtlpriv->mac80211.p2p) ? ppsc->smart_ps : 1);
  452. SET_H2CCMD_PWRMODE_PARM_BCN_PASS_TIME(u1_h2c_set_pwrmode,
  453. ppsc->reg_max_lps_awakeintvl);
  454. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  455. "rtl92c_set_fw_rsvdpagepkt(): u1_h2c_set_pwrmode\n",
  456. u1_h2c_set_pwrmode, 3);
  457. rtl92c_fill_h2c_cmd(hw, H2C_SETPWRMODE, 3, u1_h2c_set_pwrmode);
  458. }
  459. EXPORT_SYMBOL(rtl92c_set_fw_pwrmode_cmd);
  460. #define BEACON_PG 0 /*->1*/
  461. #define PSPOLL_PG 2
  462. #define NULL_PG 3
  463. #define PROBERSP_PG 4 /*->5*/
  464. #define TOTAL_RESERVED_PKT_LEN 768
  465. static u8 reserved_page_packet[TOTAL_RESERVED_PKT_LEN] = {
  466. /* page 0 beacon */
  467. 0x80, 0x00, 0x00, 0x00, 0xFF, 0xFF, 0xFF, 0xFF,
  468. 0xFF, 0xFF, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  469. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x50, 0x08,
  470. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  471. 0x64, 0x00, 0x00, 0x04, 0x00, 0x0C, 0x6C, 0x69,
  472. 0x6E, 0x6B, 0x73, 0x79, 0x73, 0x5F, 0x77, 0x6C,
  473. 0x61, 0x6E, 0x01, 0x04, 0x82, 0x84, 0x8B, 0x96,
  474. 0x03, 0x01, 0x01, 0x06, 0x02, 0x00, 0x00, 0x2A,
  475. 0x01, 0x00, 0x32, 0x08, 0x24, 0x30, 0x48, 0x6C,
  476. 0x0C, 0x12, 0x18, 0x60, 0x2D, 0x1A, 0x6C, 0x18,
  477. 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  478. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  479. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  480. 0x3D, 0x00, 0xDD, 0x06, 0x00, 0xE0, 0x4C, 0x02,
  481. 0x01, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  482. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  483. /* page 1 beacon */
  484. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  485. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  486. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  487. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  488. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  489. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  490. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  491. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  492. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  493. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  494. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  495. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  496. 0x10, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x10, 0x00,
  497. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  498. 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  499. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  500. /* page 2 ps-poll */
  501. 0xA4, 0x10, 0x01, 0xC0, 0x00, 0x40, 0x10, 0x10,
  502. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  503. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  504. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  505. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  506. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  507. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  508. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  509. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  510. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  511. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  512. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  513. 0x18, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x00, 0x00,
  514. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
  515. 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  516. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  517. /* page 3 null */
  518. 0x48, 0x01, 0x00, 0x00, 0x00, 0x40, 0x10, 0x10,
  519. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  520. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x00, 0x00,
  521. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  522. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  523. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  524. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  525. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  526. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  527. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  528. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  529. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  530. 0x72, 0x00, 0x20, 0x8C, 0x00, 0x12, 0x00, 0x00,
  531. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80,
  532. 0x80, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  533. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  534. /* page 4 probe_resp */
  535. 0x50, 0x00, 0x00, 0x00, 0x00, 0x40, 0x10, 0x10,
  536. 0x00, 0x03, 0x00, 0xE0, 0x4C, 0x76, 0x00, 0x42,
  537. 0x00, 0x40, 0x10, 0x10, 0x00, 0x03, 0x00, 0x00,
  538. 0x9E, 0x46, 0x15, 0x32, 0x27, 0xF2, 0x2D, 0x00,
  539. 0x64, 0x00, 0x00, 0x04, 0x00, 0x0C, 0x6C, 0x69,
  540. 0x6E, 0x6B, 0x73, 0x79, 0x73, 0x5F, 0x77, 0x6C,
  541. 0x61, 0x6E, 0x01, 0x04, 0x82, 0x84, 0x8B, 0x96,
  542. 0x03, 0x01, 0x01, 0x06, 0x02, 0x00, 0x00, 0x2A,
  543. 0x01, 0x00, 0x32, 0x08, 0x24, 0x30, 0x48, 0x6C,
  544. 0x0C, 0x12, 0x18, 0x60, 0x2D, 0x1A, 0x6C, 0x18,
  545. 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  546. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  547. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  548. 0x3D, 0x00, 0xDD, 0x06, 0x00, 0xE0, 0x4C, 0x02,
  549. 0x01, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  550. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  551. /* page 5 probe_resp */
  552. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  553. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  554. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  555. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  556. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  557. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  558. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  559. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  560. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  561. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  562. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  563. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  564. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  565. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  566. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  567. 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
  568. };
  569. void rtl92c_set_fw_rsvdpagepkt(struct ieee80211_hw *hw,
  570. bool (*cmd_send_packet)(struct ieee80211_hw *, struct sk_buff *))
  571. {
  572. struct rtl_priv *rtlpriv = rtl_priv(hw);
  573. struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
  574. struct sk_buff *skb = NULL;
  575. u32 totalpacketlen;
  576. bool rtstatus;
  577. u8 u1rsvdpageloc[3] = { 0 };
  578. bool b_dlok = false;
  579. u8 *beacon;
  580. u8 *p_pspoll;
  581. u8 *nullfunc;
  582. u8 *p_probersp;
  583. /*---------------------------------------------------------
  584. (1) beacon
  585. ---------------------------------------------------------*/
  586. beacon = &reserved_page_packet[BEACON_PG * 128];
  587. SET_80211_HDR_ADDRESS2(beacon, mac->mac_addr);
  588. SET_80211_HDR_ADDRESS3(beacon, mac->bssid);
  589. /*-------------------------------------------------------
  590. (2) ps-poll
  591. --------------------------------------------------------*/
  592. p_pspoll = &reserved_page_packet[PSPOLL_PG * 128];
  593. SET_80211_PS_POLL_AID(p_pspoll, (mac->assoc_id | 0xc000));
  594. SET_80211_PS_POLL_BSSID(p_pspoll, mac->bssid);
  595. SET_80211_PS_POLL_TA(p_pspoll, mac->mac_addr);
  596. SET_H2CCMD_RSVDPAGE_LOC_PSPOLL(u1rsvdpageloc, PSPOLL_PG);
  597. /*--------------------------------------------------------
  598. (3) null data
  599. ---------------------------------------------------------*/
  600. nullfunc = &reserved_page_packet[NULL_PG * 128];
  601. SET_80211_HDR_ADDRESS1(nullfunc, mac->bssid);
  602. SET_80211_HDR_ADDRESS2(nullfunc, mac->mac_addr);
  603. SET_80211_HDR_ADDRESS3(nullfunc, mac->bssid);
  604. SET_H2CCMD_RSVDPAGE_LOC_NULL_DATA(u1rsvdpageloc, NULL_PG);
  605. /*---------------------------------------------------------
  606. (4) probe response
  607. ----------------------------------------------------------*/
  608. p_probersp = &reserved_page_packet[PROBERSP_PG * 128];
  609. SET_80211_HDR_ADDRESS1(p_probersp, mac->bssid);
  610. SET_80211_HDR_ADDRESS2(p_probersp, mac->mac_addr);
  611. SET_80211_HDR_ADDRESS3(p_probersp, mac->bssid);
  612. SET_H2CCMD_RSVDPAGE_LOC_PROBE_RSP(u1rsvdpageloc, PROBERSP_PG);
  613. totalpacketlen = TOTAL_RESERVED_PKT_LEN;
  614. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_LOUD,
  615. "rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL\n",
  616. &reserved_page_packet[0], totalpacketlen);
  617. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  618. "rtl92c_set_fw_rsvdpagepkt(): HW_VAR_SET_TX_CMD: ALL\n",
  619. u1rsvdpageloc, 3);
  620. skb = dev_alloc_skb(totalpacketlen);
  621. memcpy((u8 *)skb_put(skb, totalpacketlen),
  622. &reserved_page_packet, totalpacketlen);
  623. if (cmd_send_packet)
  624. rtstatus = cmd_send_packet(hw, skb);
  625. else
  626. rtstatus = rtl_cmd_send_packet(hw, skb);
  627. if (rtstatus)
  628. b_dlok = true;
  629. if (b_dlok) {
  630. RT_TRACE(rtlpriv, COMP_POWER, DBG_LOUD,
  631. "Set RSVD page location to Fw.\n");
  632. RT_PRINT_DATA(rtlpriv, COMP_CMD, DBG_DMESG,
  633. "H2C_RSVDPAGE:\n",
  634. u1rsvdpageloc, 3);
  635. rtl92c_fill_h2c_cmd(hw, H2C_RSVDPAGE,
  636. sizeof(u1rsvdpageloc), u1rsvdpageloc);
  637. } else
  638. RT_TRACE(rtlpriv, COMP_ERR, DBG_WARNING,
  639. "Set RSVD page location to Fw FAIL!!!!!!.\n");
  640. }
  641. EXPORT_SYMBOL(rtl92c_set_fw_rsvdpagepkt);
  642. void rtl92c_set_fw_joinbss_report_cmd(struct ieee80211_hw *hw, u8 mstatus)
  643. {
  644. u8 u1_joinbssrpt_parm[1] = { 0 };
  645. SET_H2CCMD_JOINBSSRPT_PARM_OPMODE(u1_joinbssrpt_parm, mstatus);
  646. rtl92c_fill_h2c_cmd(hw, H2C_JOINBSSRPT, 1, u1_joinbssrpt_parm);
  647. }
  648. EXPORT_SYMBOL(rtl92c_set_fw_joinbss_report_cmd);
  649. static void rtl92c_set_p2p_ctw_period_cmd(struct ieee80211_hw *hw, u8 ctwindow)
  650. {
  651. u8 u1_ctwindow_period[1] = { ctwindow};
  652. rtl92c_fill_h2c_cmd(hw, H2C_P2P_PS_CTW_CMD, 1, u1_ctwindow_period);
  653. }
  654. /* refactored routine */
  655. static void set_noa_data(struct rtl_priv *rtlpriv,
  656. struct rtl_p2p_ps_info *p2pinfo,
  657. struct p2p_ps_offload_t *p2p_ps_offload)
  658. {
  659. int i;
  660. u32 start_time, tsf_low;
  661. /* hw only support 2 set of NoA */
  662. for (i = 0 ; i < p2pinfo->noa_num ; i++) {
  663. /* To control the reg setting for which NOA*/
  664. rtl_write_byte(rtlpriv, 0x5cf, (i << 4));
  665. if (i == 0)
  666. p2p_ps_offload->noa0_en = 1;
  667. else
  668. p2p_ps_offload->noa1_en = 1;
  669. /* config P2P NoA Descriptor Register */
  670. rtl_write_dword(rtlpriv, 0x5E0,
  671. p2pinfo->noa_duration[i]);
  672. rtl_write_dword(rtlpriv, 0x5E4,
  673. p2pinfo->noa_interval[i]);
  674. /*Get Current TSF value */
  675. tsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);
  676. start_time = p2pinfo->noa_start_time[i];
  677. if (p2pinfo->noa_count_type[i] != 1) {
  678. while (start_time <= (tsf_low+(50*1024))) {
  679. start_time += p2pinfo->noa_interval[i];
  680. if (p2pinfo->noa_count_type[i] != 255)
  681. p2pinfo->noa_count_type[i]--;
  682. }
  683. }
  684. rtl_write_dword(rtlpriv, 0x5E8, start_time);
  685. rtl_write_dword(rtlpriv, 0x5EC,
  686. p2pinfo->noa_count_type[i]);
  687. }
  688. }
  689. void rtl92c_set_p2p_ps_offload_cmd(struct ieee80211_hw *hw, u8 p2p_ps_state)
  690. {
  691. struct rtl_priv *rtlpriv = rtl_priv(hw);
  692. struct rtl_ps_ctl *rtlps = rtl_psc(rtl_priv(hw));
  693. struct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));
  694. struct rtl_p2p_ps_info *p2pinfo = &(rtlps->p2p_ps_info);
  695. struct p2p_ps_offload_t *p2p_ps_offload = &rtlhal->p2p_ps_offload;
  696. u16 ctwindow;
  697. switch (p2p_ps_state) {
  698. case P2P_PS_DISABLE:
  699. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD,
  700. "P2P_PS_DISABLE\n");
  701. memset(p2p_ps_offload, 0, sizeof(*p2p_ps_offload));
  702. break;
  703. case P2P_PS_ENABLE:
  704. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD,
  705. "P2P_PS_ENABLE\n");
  706. /* update CTWindow value. */
  707. if (p2pinfo->ctwindow > 0) {
  708. p2p_ps_offload->ctwindow_en = 1;
  709. ctwindow = p2pinfo->ctwindow;
  710. rtl92c_set_p2p_ctw_period_cmd(hw, ctwindow);
  711. }
  712. /* call refactored routine */
  713. set_noa_data(rtlpriv, p2pinfo, p2p_ps_offload);
  714. if ((p2pinfo->opp_ps == 1) || (p2pinfo->noa_num > 0)) {
  715. /* rst p2p circuit */
  716. rtl_write_byte(rtlpriv, REG_DUAL_TSF_RST,
  717. BIT(4));
  718. p2p_ps_offload->offload_en = 1;
  719. if (P2P_ROLE_GO == rtlpriv->mac80211.p2p) {
  720. p2p_ps_offload->role = 1;
  721. p2p_ps_offload->allstasleep = 0;
  722. } else {
  723. p2p_ps_offload->role = 0;
  724. }
  725. p2p_ps_offload->discovery = 0;
  726. }
  727. break;
  728. case P2P_PS_SCAN:
  729. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD, "P2P_PS_SCAN\n");
  730. p2p_ps_offload->discovery = 1;
  731. break;
  732. case P2P_PS_SCAN_DONE:
  733. RT_TRACE(rtlpriv, COMP_FW, DBG_LOUD,
  734. "P2P_PS_SCAN_DONE\n");
  735. p2p_ps_offload->discovery = 0;
  736. p2pinfo->p2p_ps_state = P2P_PS_ENABLE;
  737. break;
  738. default:
  739. break;
  740. }
  741. rtl92c_fill_h2c_cmd(hw, H2C_P2P_PS_OFFLOAD, 1, (u8 *)p2p_ps_offload);
  742. }
  743. EXPORT_SYMBOL_GPL(rtl92c_set_p2p_ps_offload_cmd);