wmi.c 271 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287
  1. /*
  2. * Copyright (c) 2005-2011 Atheros Communications Inc.
  3. * Copyright (c) 2011-2013 Qualcomm Atheros, Inc.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for any
  6. * purpose with or without fee is hereby granted, provided that the above
  7. * copyright notice and this permission notice appear in all copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  10. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  11. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  12. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  13. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  14. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  15. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  16. */
  17. #include <linux/skbuff.h>
  18. #include <linux/ctype.h>
  19. #include "core.h"
  20. #include "htc.h"
  21. #include "debug.h"
  22. #include "wmi.h"
  23. #include "wmi-tlv.h"
  24. #include "mac.h"
  25. #include "testmode.h"
  26. #include "wmi-ops.h"
  27. #include "p2p.h"
  28. #include "hw.h"
  29. #define ATH10K_WMI_BARRIER_ECHO_ID 0xBA991E9
  30. #define ATH10K_WMI_BARRIER_TIMEOUT_HZ (3 * HZ)
  31. /* MAIN WMI cmd track */
  32. static struct wmi_cmd_map wmi_cmd_map = {
  33. .init_cmdid = WMI_INIT_CMDID,
  34. .start_scan_cmdid = WMI_START_SCAN_CMDID,
  35. .stop_scan_cmdid = WMI_STOP_SCAN_CMDID,
  36. .scan_chan_list_cmdid = WMI_SCAN_CHAN_LIST_CMDID,
  37. .scan_sch_prio_tbl_cmdid = WMI_SCAN_SCH_PRIO_TBL_CMDID,
  38. .pdev_set_regdomain_cmdid = WMI_PDEV_SET_REGDOMAIN_CMDID,
  39. .pdev_set_channel_cmdid = WMI_PDEV_SET_CHANNEL_CMDID,
  40. .pdev_set_param_cmdid = WMI_PDEV_SET_PARAM_CMDID,
  41. .pdev_pktlog_enable_cmdid = WMI_PDEV_PKTLOG_ENABLE_CMDID,
  42. .pdev_pktlog_disable_cmdid = WMI_PDEV_PKTLOG_DISABLE_CMDID,
  43. .pdev_set_wmm_params_cmdid = WMI_PDEV_SET_WMM_PARAMS_CMDID,
  44. .pdev_set_ht_cap_ie_cmdid = WMI_PDEV_SET_HT_CAP_IE_CMDID,
  45. .pdev_set_vht_cap_ie_cmdid = WMI_PDEV_SET_VHT_CAP_IE_CMDID,
  46. .pdev_set_dscp_tid_map_cmdid = WMI_PDEV_SET_DSCP_TID_MAP_CMDID,
  47. .pdev_set_quiet_mode_cmdid = WMI_PDEV_SET_QUIET_MODE_CMDID,
  48. .pdev_green_ap_ps_enable_cmdid = WMI_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  49. .pdev_get_tpc_config_cmdid = WMI_PDEV_GET_TPC_CONFIG_CMDID,
  50. .pdev_set_base_macaddr_cmdid = WMI_PDEV_SET_BASE_MACADDR_CMDID,
  51. .vdev_create_cmdid = WMI_VDEV_CREATE_CMDID,
  52. .vdev_delete_cmdid = WMI_VDEV_DELETE_CMDID,
  53. .vdev_start_request_cmdid = WMI_VDEV_START_REQUEST_CMDID,
  54. .vdev_restart_request_cmdid = WMI_VDEV_RESTART_REQUEST_CMDID,
  55. .vdev_up_cmdid = WMI_VDEV_UP_CMDID,
  56. .vdev_stop_cmdid = WMI_VDEV_STOP_CMDID,
  57. .vdev_down_cmdid = WMI_VDEV_DOWN_CMDID,
  58. .vdev_set_param_cmdid = WMI_VDEV_SET_PARAM_CMDID,
  59. .vdev_install_key_cmdid = WMI_VDEV_INSTALL_KEY_CMDID,
  60. .peer_create_cmdid = WMI_PEER_CREATE_CMDID,
  61. .peer_delete_cmdid = WMI_PEER_DELETE_CMDID,
  62. .peer_flush_tids_cmdid = WMI_PEER_FLUSH_TIDS_CMDID,
  63. .peer_set_param_cmdid = WMI_PEER_SET_PARAM_CMDID,
  64. .peer_assoc_cmdid = WMI_PEER_ASSOC_CMDID,
  65. .peer_add_wds_entry_cmdid = WMI_PEER_ADD_WDS_ENTRY_CMDID,
  66. .peer_remove_wds_entry_cmdid = WMI_PEER_REMOVE_WDS_ENTRY_CMDID,
  67. .peer_mcast_group_cmdid = WMI_PEER_MCAST_GROUP_CMDID,
  68. .bcn_tx_cmdid = WMI_BCN_TX_CMDID,
  69. .pdev_send_bcn_cmdid = WMI_PDEV_SEND_BCN_CMDID,
  70. .bcn_tmpl_cmdid = WMI_BCN_TMPL_CMDID,
  71. .bcn_filter_rx_cmdid = WMI_BCN_FILTER_RX_CMDID,
  72. .prb_req_filter_rx_cmdid = WMI_PRB_REQ_FILTER_RX_CMDID,
  73. .mgmt_tx_cmdid = WMI_MGMT_TX_CMDID,
  74. .prb_tmpl_cmdid = WMI_PRB_TMPL_CMDID,
  75. .addba_clear_resp_cmdid = WMI_ADDBA_CLEAR_RESP_CMDID,
  76. .addba_send_cmdid = WMI_ADDBA_SEND_CMDID,
  77. .addba_status_cmdid = WMI_ADDBA_STATUS_CMDID,
  78. .delba_send_cmdid = WMI_DELBA_SEND_CMDID,
  79. .addba_set_resp_cmdid = WMI_ADDBA_SET_RESP_CMDID,
  80. .send_singleamsdu_cmdid = WMI_SEND_SINGLEAMSDU_CMDID,
  81. .sta_powersave_mode_cmdid = WMI_STA_POWERSAVE_MODE_CMDID,
  82. .sta_powersave_param_cmdid = WMI_STA_POWERSAVE_PARAM_CMDID,
  83. .sta_mimo_ps_mode_cmdid = WMI_STA_MIMO_PS_MODE_CMDID,
  84. .pdev_dfs_enable_cmdid = WMI_PDEV_DFS_ENABLE_CMDID,
  85. .pdev_dfs_disable_cmdid = WMI_PDEV_DFS_DISABLE_CMDID,
  86. .roam_scan_mode = WMI_ROAM_SCAN_MODE,
  87. .roam_scan_rssi_threshold = WMI_ROAM_SCAN_RSSI_THRESHOLD,
  88. .roam_scan_period = WMI_ROAM_SCAN_PERIOD,
  89. .roam_scan_rssi_change_threshold = WMI_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  90. .roam_ap_profile = WMI_ROAM_AP_PROFILE,
  91. .ofl_scan_add_ap_profile = WMI_ROAM_AP_PROFILE,
  92. .ofl_scan_remove_ap_profile = WMI_OFL_SCAN_REMOVE_AP_PROFILE,
  93. .ofl_scan_period = WMI_OFL_SCAN_PERIOD,
  94. .p2p_dev_set_device_info = WMI_P2P_DEV_SET_DEVICE_INFO,
  95. .p2p_dev_set_discoverability = WMI_P2P_DEV_SET_DISCOVERABILITY,
  96. .p2p_go_set_beacon_ie = WMI_P2P_GO_SET_BEACON_IE,
  97. .p2p_go_set_probe_resp_ie = WMI_P2P_GO_SET_PROBE_RESP_IE,
  98. .p2p_set_vendor_ie_data_cmdid = WMI_P2P_SET_VENDOR_IE_DATA_CMDID,
  99. .ap_ps_peer_param_cmdid = WMI_AP_PS_PEER_PARAM_CMDID,
  100. .ap_ps_peer_uapsd_coex_cmdid = WMI_AP_PS_PEER_UAPSD_COEX_CMDID,
  101. .peer_rate_retry_sched_cmdid = WMI_PEER_RATE_RETRY_SCHED_CMDID,
  102. .wlan_profile_trigger_cmdid = WMI_WLAN_PROFILE_TRIGGER_CMDID,
  103. .wlan_profile_set_hist_intvl_cmdid =
  104. WMI_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  105. .wlan_profile_get_profile_data_cmdid =
  106. WMI_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  107. .wlan_profile_enable_profile_id_cmdid =
  108. WMI_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  109. .wlan_profile_list_profile_id_cmdid =
  110. WMI_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  111. .pdev_suspend_cmdid = WMI_PDEV_SUSPEND_CMDID,
  112. .pdev_resume_cmdid = WMI_PDEV_RESUME_CMDID,
  113. .add_bcn_filter_cmdid = WMI_ADD_BCN_FILTER_CMDID,
  114. .rmv_bcn_filter_cmdid = WMI_RMV_BCN_FILTER_CMDID,
  115. .wow_add_wake_pattern_cmdid = WMI_WOW_ADD_WAKE_PATTERN_CMDID,
  116. .wow_del_wake_pattern_cmdid = WMI_WOW_DEL_WAKE_PATTERN_CMDID,
  117. .wow_enable_disable_wake_event_cmdid =
  118. WMI_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  119. .wow_enable_cmdid = WMI_WOW_ENABLE_CMDID,
  120. .wow_hostwakeup_from_sleep_cmdid = WMI_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  121. .rtt_measreq_cmdid = WMI_RTT_MEASREQ_CMDID,
  122. .rtt_tsf_cmdid = WMI_RTT_TSF_CMDID,
  123. .vdev_spectral_scan_configure_cmdid =
  124. WMI_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  125. .vdev_spectral_scan_enable_cmdid = WMI_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  126. .request_stats_cmdid = WMI_REQUEST_STATS_CMDID,
  127. .set_arp_ns_offload_cmdid = WMI_SET_ARP_NS_OFFLOAD_CMDID,
  128. .network_list_offload_config_cmdid =
  129. WMI_NETWORK_LIST_OFFLOAD_CONFIG_CMDID,
  130. .gtk_offload_cmdid = WMI_GTK_OFFLOAD_CMDID,
  131. .csa_offload_enable_cmdid = WMI_CSA_OFFLOAD_ENABLE_CMDID,
  132. .csa_offload_chanswitch_cmdid = WMI_CSA_OFFLOAD_CHANSWITCH_CMDID,
  133. .chatter_set_mode_cmdid = WMI_CHATTER_SET_MODE_CMDID,
  134. .peer_tid_addba_cmdid = WMI_PEER_TID_ADDBA_CMDID,
  135. .peer_tid_delba_cmdid = WMI_PEER_TID_DELBA_CMDID,
  136. .sta_dtim_ps_method_cmdid = WMI_STA_DTIM_PS_METHOD_CMDID,
  137. .sta_uapsd_auto_trig_cmdid = WMI_STA_UAPSD_AUTO_TRIG_CMDID,
  138. .sta_keepalive_cmd = WMI_STA_KEEPALIVE_CMD,
  139. .echo_cmdid = WMI_ECHO_CMDID,
  140. .pdev_utf_cmdid = WMI_PDEV_UTF_CMDID,
  141. .dbglog_cfg_cmdid = WMI_DBGLOG_CFG_CMDID,
  142. .pdev_qvit_cmdid = WMI_PDEV_QVIT_CMDID,
  143. .pdev_ftm_intg_cmdid = WMI_PDEV_FTM_INTG_CMDID,
  144. .vdev_set_keepalive_cmdid = WMI_VDEV_SET_KEEPALIVE_CMDID,
  145. .vdev_get_keepalive_cmdid = WMI_VDEV_GET_KEEPALIVE_CMDID,
  146. .force_fw_hang_cmdid = WMI_FORCE_FW_HANG_CMDID,
  147. .gpio_config_cmdid = WMI_GPIO_CONFIG_CMDID,
  148. .gpio_output_cmdid = WMI_GPIO_OUTPUT_CMDID,
  149. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  150. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  151. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  152. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  153. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  154. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  155. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  156. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  157. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  158. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  159. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  160. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  161. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  162. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  163. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  164. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  165. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  166. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  167. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  168. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  169. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  170. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  171. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  172. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  173. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  174. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  175. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  176. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  177. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  178. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  179. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  180. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  181. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  182. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  183. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  184. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  185. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  186. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  187. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  188. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  189. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  190. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  191. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  192. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  193. };
  194. /* 10.X WMI cmd track */
  195. static struct wmi_cmd_map wmi_10x_cmd_map = {
  196. .init_cmdid = WMI_10X_INIT_CMDID,
  197. .start_scan_cmdid = WMI_10X_START_SCAN_CMDID,
  198. .stop_scan_cmdid = WMI_10X_STOP_SCAN_CMDID,
  199. .scan_chan_list_cmdid = WMI_10X_SCAN_CHAN_LIST_CMDID,
  200. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  201. .pdev_set_regdomain_cmdid = WMI_10X_PDEV_SET_REGDOMAIN_CMDID,
  202. .pdev_set_channel_cmdid = WMI_10X_PDEV_SET_CHANNEL_CMDID,
  203. .pdev_set_param_cmdid = WMI_10X_PDEV_SET_PARAM_CMDID,
  204. .pdev_pktlog_enable_cmdid = WMI_10X_PDEV_PKTLOG_ENABLE_CMDID,
  205. .pdev_pktlog_disable_cmdid = WMI_10X_PDEV_PKTLOG_DISABLE_CMDID,
  206. .pdev_set_wmm_params_cmdid = WMI_10X_PDEV_SET_WMM_PARAMS_CMDID,
  207. .pdev_set_ht_cap_ie_cmdid = WMI_10X_PDEV_SET_HT_CAP_IE_CMDID,
  208. .pdev_set_vht_cap_ie_cmdid = WMI_10X_PDEV_SET_VHT_CAP_IE_CMDID,
  209. .pdev_set_dscp_tid_map_cmdid = WMI_10X_PDEV_SET_DSCP_TID_MAP_CMDID,
  210. .pdev_set_quiet_mode_cmdid = WMI_10X_PDEV_SET_QUIET_MODE_CMDID,
  211. .pdev_green_ap_ps_enable_cmdid = WMI_10X_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  212. .pdev_get_tpc_config_cmdid = WMI_10X_PDEV_GET_TPC_CONFIG_CMDID,
  213. .pdev_set_base_macaddr_cmdid = WMI_10X_PDEV_SET_BASE_MACADDR_CMDID,
  214. .vdev_create_cmdid = WMI_10X_VDEV_CREATE_CMDID,
  215. .vdev_delete_cmdid = WMI_10X_VDEV_DELETE_CMDID,
  216. .vdev_start_request_cmdid = WMI_10X_VDEV_START_REQUEST_CMDID,
  217. .vdev_restart_request_cmdid = WMI_10X_VDEV_RESTART_REQUEST_CMDID,
  218. .vdev_up_cmdid = WMI_10X_VDEV_UP_CMDID,
  219. .vdev_stop_cmdid = WMI_10X_VDEV_STOP_CMDID,
  220. .vdev_down_cmdid = WMI_10X_VDEV_DOWN_CMDID,
  221. .vdev_set_param_cmdid = WMI_10X_VDEV_SET_PARAM_CMDID,
  222. .vdev_install_key_cmdid = WMI_10X_VDEV_INSTALL_KEY_CMDID,
  223. .peer_create_cmdid = WMI_10X_PEER_CREATE_CMDID,
  224. .peer_delete_cmdid = WMI_10X_PEER_DELETE_CMDID,
  225. .peer_flush_tids_cmdid = WMI_10X_PEER_FLUSH_TIDS_CMDID,
  226. .peer_set_param_cmdid = WMI_10X_PEER_SET_PARAM_CMDID,
  227. .peer_assoc_cmdid = WMI_10X_PEER_ASSOC_CMDID,
  228. .peer_add_wds_entry_cmdid = WMI_10X_PEER_ADD_WDS_ENTRY_CMDID,
  229. .peer_remove_wds_entry_cmdid = WMI_10X_PEER_REMOVE_WDS_ENTRY_CMDID,
  230. .peer_mcast_group_cmdid = WMI_10X_PEER_MCAST_GROUP_CMDID,
  231. .bcn_tx_cmdid = WMI_10X_BCN_TX_CMDID,
  232. .pdev_send_bcn_cmdid = WMI_10X_PDEV_SEND_BCN_CMDID,
  233. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  234. .bcn_filter_rx_cmdid = WMI_10X_BCN_FILTER_RX_CMDID,
  235. .prb_req_filter_rx_cmdid = WMI_10X_PRB_REQ_FILTER_RX_CMDID,
  236. .mgmt_tx_cmdid = WMI_10X_MGMT_TX_CMDID,
  237. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  238. .addba_clear_resp_cmdid = WMI_10X_ADDBA_CLEAR_RESP_CMDID,
  239. .addba_send_cmdid = WMI_10X_ADDBA_SEND_CMDID,
  240. .addba_status_cmdid = WMI_10X_ADDBA_STATUS_CMDID,
  241. .delba_send_cmdid = WMI_10X_DELBA_SEND_CMDID,
  242. .addba_set_resp_cmdid = WMI_10X_ADDBA_SET_RESP_CMDID,
  243. .send_singleamsdu_cmdid = WMI_10X_SEND_SINGLEAMSDU_CMDID,
  244. .sta_powersave_mode_cmdid = WMI_10X_STA_POWERSAVE_MODE_CMDID,
  245. .sta_powersave_param_cmdid = WMI_10X_STA_POWERSAVE_PARAM_CMDID,
  246. .sta_mimo_ps_mode_cmdid = WMI_10X_STA_MIMO_PS_MODE_CMDID,
  247. .pdev_dfs_enable_cmdid = WMI_10X_PDEV_DFS_ENABLE_CMDID,
  248. .pdev_dfs_disable_cmdid = WMI_10X_PDEV_DFS_DISABLE_CMDID,
  249. .roam_scan_mode = WMI_10X_ROAM_SCAN_MODE,
  250. .roam_scan_rssi_threshold = WMI_10X_ROAM_SCAN_RSSI_THRESHOLD,
  251. .roam_scan_period = WMI_10X_ROAM_SCAN_PERIOD,
  252. .roam_scan_rssi_change_threshold =
  253. WMI_10X_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  254. .roam_ap_profile = WMI_10X_ROAM_AP_PROFILE,
  255. .ofl_scan_add_ap_profile = WMI_10X_OFL_SCAN_ADD_AP_PROFILE,
  256. .ofl_scan_remove_ap_profile = WMI_10X_OFL_SCAN_REMOVE_AP_PROFILE,
  257. .ofl_scan_period = WMI_10X_OFL_SCAN_PERIOD,
  258. .p2p_dev_set_device_info = WMI_10X_P2P_DEV_SET_DEVICE_INFO,
  259. .p2p_dev_set_discoverability = WMI_10X_P2P_DEV_SET_DISCOVERABILITY,
  260. .p2p_go_set_beacon_ie = WMI_10X_P2P_GO_SET_BEACON_IE,
  261. .p2p_go_set_probe_resp_ie = WMI_10X_P2P_GO_SET_PROBE_RESP_IE,
  262. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  263. .ap_ps_peer_param_cmdid = WMI_10X_AP_PS_PEER_PARAM_CMDID,
  264. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  265. .peer_rate_retry_sched_cmdid = WMI_10X_PEER_RATE_RETRY_SCHED_CMDID,
  266. .wlan_profile_trigger_cmdid = WMI_10X_WLAN_PROFILE_TRIGGER_CMDID,
  267. .wlan_profile_set_hist_intvl_cmdid =
  268. WMI_10X_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  269. .wlan_profile_get_profile_data_cmdid =
  270. WMI_10X_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  271. .wlan_profile_enable_profile_id_cmdid =
  272. WMI_10X_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  273. .wlan_profile_list_profile_id_cmdid =
  274. WMI_10X_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  275. .pdev_suspend_cmdid = WMI_10X_PDEV_SUSPEND_CMDID,
  276. .pdev_resume_cmdid = WMI_10X_PDEV_RESUME_CMDID,
  277. .add_bcn_filter_cmdid = WMI_10X_ADD_BCN_FILTER_CMDID,
  278. .rmv_bcn_filter_cmdid = WMI_10X_RMV_BCN_FILTER_CMDID,
  279. .wow_add_wake_pattern_cmdid = WMI_10X_WOW_ADD_WAKE_PATTERN_CMDID,
  280. .wow_del_wake_pattern_cmdid = WMI_10X_WOW_DEL_WAKE_PATTERN_CMDID,
  281. .wow_enable_disable_wake_event_cmdid =
  282. WMI_10X_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  283. .wow_enable_cmdid = WMI_10X_WOW_ENABLE_CMDID,
  284. .wow_hostwakeup_from_sleep_cmdid =
  285. WMI_10X_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  286. .rtt_measreq_cmdid = WMI_10X_RTT_MEASREQ_CMDID,
  287. .rtt_tsf_cmdid = WMI_10X_RTT_TSF_CMDID,
  288. .vdev_spectral_scan_configure_cmdid =
  289. WMI_10X_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  290. .vdev_spectral_scan_enable_cmdid =
  291. WMI_10X_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  292. .request_stats_cmdid = WMI_10X_REQUEST_STATS_CMDID,
  293. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  294. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  295. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  296. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  297. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  298. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  299. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  300. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  301. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  302. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  303. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  304. .echo_cmdid = WMI_10X_ECHO_CMDID,
  305. .pdev_utf_cmdid = WMI_10X_PDEV_UTF_CMDID,
  306. .dbglog_cfg_cmdid = WMI_10X_DBGLOG_CFG_CMDID,
  307. .pdev_qvit_cmdid = WMI_10X_PDEV_QVIT_CMDID,
  308. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  309. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  310. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  311. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  312. .gpio_config_cmdid = WMI_10X_GPIO_CONFIG_CMDID,
  313. .gpio_output_cmdid = WMI_10X_GPIO_OUTPUT_CMDID,
  314. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  315. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  316. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  317. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  318. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  319. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  320. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  321. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  322. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  323. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  324. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  325. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  326. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  327. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  328. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  329. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  330. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  331. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  332. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  333. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  334. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  335. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  336. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  337. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  338. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  339. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  340. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  341. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  342. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  343. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  344. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  345. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  346. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  347. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  348. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  349. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  350. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  351. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  352. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  353. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  354. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  355. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  356. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  357. .pdev_bss_chan_info_request_cmdid = WMI_CMD_UNSUPPORTED,
  358. };
  359. /* 10.2.4 WMI cmd track */
  360. static struct wmi_cmd_map wmi_10_2_4_cmd_map = {
  361. .init_cmdid = WMI_10_2_INIT_CMDID,
  362. .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
  363. .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
  364. .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
  365. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  366. .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
  367. .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
  368. .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
  369. .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
  370. .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
  371. .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
  372. .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
  373. .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
  374. .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
  375. .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  376. .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
  377. .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
  378. .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
  379. .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
  380. .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
  381. .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
  382. .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
  383. .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
  384. .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
  385. .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
  386. .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
  387. .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
  388. .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
  389. .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
  390. .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
  391. .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
  392. .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
  393. .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
  394. .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
  395. .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
  396. .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
  397. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  398. .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
  399. .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
  400. .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
  401. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  402. .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
  403. .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
  404. .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
  405. .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
  406. .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
  407. .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
  408. .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
  409. .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
  410. .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
  411. .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
  412. .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
  413. .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
  414. .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
  415. .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
  416. .roam_scan_rssi_change_threshold =
  417. WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  418. .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
  419. .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
  420. .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
  421. .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
  422. .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
  423. .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
  424. .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
  425. .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
  426. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  427. .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
  428. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  429. .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
  430. .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
  431. .wlan_profile_set_hist_intvl_cmdid =
  432. WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  433. .wlan_profile_get_profile_data_cmdid =
  434. WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  435. .wlan_profile_enable_profile_id_cmdid =
  436. WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  437. .wlan_profile_list_profile_id_cmdid =
  438. WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  439. .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
  440. .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
  441. .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
  442. .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
  443. .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
  444. .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
  445. .wow_enable_disable_wake_event_cmdid =
  446. WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  447. .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
  448. .wow_hostwakeup_from_sleep_cmdid =
  449. WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  450. .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
  451. .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
  452. .vdev_spectral_scan_configure_cmdid =
  453. WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  454. .vdev_spectral_scan_enable_cmdid =
  455. WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  456. .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
  457. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  458. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  459. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  460. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  461. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  462. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  463. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  464. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  465. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  466. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  467. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  468. .echo_cmdid = WMI_10_2_ECHO_CMDID,
  469. .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
  470. .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
  471. .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
  472. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  473. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  474. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  475. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  476. .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
  477. .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
  478. .pdev_get_temperature_cmdid = WMI_10_2_PDEV_GET_TEMPERATURE_CMDID,
  479. .pdev_enable_adaptive_cca_cmdid = WMI_10_2_SET_CCA_PARAMS,
  480. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  481. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  482. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  483. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  484. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  485. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  486. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  487. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  488. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  489. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  490. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  491. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  492. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  493. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  494. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  495. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  496. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  497. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  498. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  499. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  500. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  501. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  502. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  503. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  504. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  505. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  506. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  507. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  508. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  509. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  510. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  511. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  512. .pdev_get_nfcal_power_cmdid = WMI_CMD_UNSUPPORTED,
  513. .pdev_get_tpc_cmdid = WMI_CMD_UNSUPPORTED,
  514. .pdev_get_ast_info_cmdid = WMI_CMD_UNSUPPORTED,
  515. .vdev_set_dscp_tid_map_cmdid = WMI_CMD_UNSUPPORTED,
  516. .pdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  517. .vdev_get_info_cmdid = WMI_CMD_UNSUPPORTED,
  518. .vdev_filter_neighbor_rx_packets_cmdid = WMI_CMD_UNSUPPORTED,
  519. .mu_cal_start_cmdid = WMI_CMD_UNSUPPORTED,
  520. .set_cca_params_cmdid = WMI_CMD_UNSUPPORTED,
  521. .pdev_bss_chan_info_request_cmdid =
  522. WMI_10_2_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
  523. };
  524. /* 10.4 WMI cmd track */
  525. static struct wmi_cmd_map wmi_10_4_cmd_map = {
  526. .init_cmdid = WMI_10_4_INIT_CMDID,
  527. .start_scan_cmdid = WMI_10_4_START_SCAN_CMDID,
  528. .stop_scan_cmdid = WMI_10_4_STOP_SCAN_CMDID,
  529. .scan_chan_list_cmdid = WMI_10_4_SCAN_CHAN_LIST_CMDID,
  530. .scan_sch_prio_tbl_cmdid = WMI_10_4_SCAN_SCH_PRIO_TBL_CMDID,
  531. .pdev_set_regdomain_cmdid = WMI_10_4_PDEV_SET_REGDOMAIN_CMDID,
  532. .pdev_set_channel_cmdid = WMI_10_4_PDEV_SET_CHANNEL_CMDID,
  533. .pdev_set_param_cmdid = WMI_10_4_PDEV_SET_PARAM_CMDID,
  534. .pdev_pktlog_enable_cmdid = WMI_10_4_PDEV_PKTLOG_ENABLE_CMDID,
  535. .pdev_pktlog_disable_cmdid = WMI_10_4_PDEV_PKTLOG_DISABLE_CMDID,
  536. .pdev_set_wmm_params_cmdid = WMI_10_4_PDEV_SET_WMM_PARAMS_CMDID,
  537. .pdev_set_ht_cap_ie_cmdid = WMI_10_4_PDEV_SET_HT_CAP_IE_CMDID,
  538. .pdev_set_vht_cap_ie_cmdid = WMI_10_4_PDEV_SET_VHT_CAP_IE_CMDID,
  539. .pdev_set_dscp_tid_map_cmdid = WMI_10_4_PDEV_SET_DSCP_TID_MAP_CMDID,
  540. .pdev_set_quiet_mode_cmdid = WMI_10_4_PDEV_SET_QUIET_MODE_CMDID,
  541. .pdev_green_ap_ps_enable_cmdid = WMI_10_4_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  542. .pdev_get_tpc_config_cmdid = WMI_10_4_PDEV_GET_TPC_CONFIG_CMDID,
  543. .pdev_set_base_macaddr_cmdid = WMI_10_4_PDEV_SET_BASE_MACADDR_CMDID,
  544. .vdev_create_cmdid = WMI_10_4_VDEV_CREATE_CMDID,
  545. .vdev_delete_cmdid = WMI_10_4_VDEV_DELETE_CMDID,
  546. .vdev_start_request_cmdid = WMI_10_4_VDEV_START_REQUEST_CMDID,
  547. .vdev_restart_request_cmdid = WMI_10_4_VDEV_RESTART_REQUEST_CMDID,
  548. .vdev_up_cmdid = WMI_10_4_VDEV_UP_CMDID,
  549. .vdev_stop_cmdid = WMI_10_4_VDEV_STOP_CMDID,
  550. .vdev_down_cmdid = WMI_10_4_VDEV_DOWN_CMDID,
  551. .vdev_set_param_cmdid = WMI_10_4_VDEV_SET_PARAM_CMDID,
  552. .vdev_install_key_cmdid = WMI_10_4_VDEV_INSTALL_KEY_CMDID,
  553. .peer_create_cmdid = WMI_10_4_PEER_CREATE_CMDID,
  554. .peer_delete_cmdid = WMI_10_4_PEER_DELETE_CMDID,
  555. .peer_flush_tids_cmdid = WMI_10_4_PEER_FLUSH_TIDS_CMDID,
  556. .peer_set_param_cmdid = WMI_10_4_PEER_SET_PARAM_CMDID,
  557. .peer_assoc_cmdid = WMI_10_4_PEER_ASSOC_CMDID,
  558. .peer_add_wds_entry_cmdid = WMI_10_4_PEER_ADD_WDS_ENTRY_CMDID,
  559. .peer_remove_wds_entry_cmdid = WMI_10_4_PEER_REMOVE_WDS_ENTRY_CMDID,
  560. .peer_mcast_group_cmdid = WMI_10_4_PEER_MCAST_GROUP_CMDID,
  561. .bcn_tx_cmdid = WMI_10_4_BCN_TX_CMDID,
  562. .pdev_send_bcn_cmdid = WMI_10_4_PDEV_SEND_BCN_CMDID,
  563. .bcn_tmpl_cmdid = WMI_10_4_BCN_PRB_TMPL_CMDID,
  564. .bcn_filter_rx_cmdid = WMI_10_4_BCN_FILTER_RX_CMDID,
  565. .prb_req_filter_rx_cmdid = WMI_10_4_PRB_REQ_FILTER_RX_CMDID,
  566. .mgmt_tx_cmdid = WMI_10_4_MGMT_TX_CMDID,
  567. .prb_tmpl_cmdid = WMI_10_4_PRB_TMPL_CMDID,
  568. .addba_clear_resp_cmdid = WMI_10_4_ADDBA_CLEAR_RESP_CMDID,
  569. .addba_send_cmdid = WMI_10_4_ADDBA_SEND_CMDID,
  570. .addba_status_cmdid = WMI_10_4_ADDBA_STATUS_CMDID,
  571. .delba_send_cmdid = WMI_10_4_DELBA_SEND_CMDID,
  572. .addba_set_resp_cmdid = WMI_10_4_ADDBA_SET_RESP_CMDID,
  573. .send_singleamsdu_cmdid = WMI_10_4_SEND_SINGLEAMSDU_CMDID,
  574. .sta_powersave_mode_cmdid = WMI_10_4_STA_POWERSAVE_MODE_CMDID,
  575. .sta_powersave_param_cmdid = WMI_10_4_STA_POWERSAVE_PARAM_CMDID,
  576. .sta_mimo_ps_mode_cmdid = WMI_10_4_STA_MIMO_PS_MODE_CMDID,
  577. .pdev_dfs_enable_cmdid = WMI_10_4_PDEV_DFS_ENABLE_CMDID,
  578. .pdev_dfs_disable_cmdid = WMI_10_4_PDEV_DFS_DISABLE_CMDID,
  579. .roam_scan_mode = WMI_10_4_ROAM_SCAN_MODE,
  580. .roam_scan_rssi_threshold = WMI_10_4_ROAM_SCAN_RSSI_THRESHOLD,
  581. .roam_scan_period = WMI_10_4_ROAM_SCAN_PERIOD,
  582. .roam_scan_rssi_change_threshold =
  583. WMI_10_4_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  584. .roam_ap_profile = WMI_10_4_ROAM_AP_PROFILE,
  585. .ofl_scan_add_ap_profile = WMI_10_4_OFL_SCAN_ADD_AP_PROFILE,
  586. .ofl_scan_remove_ap_profile = WMI_10_4_OFL_SCAN_REMOVE_AP_PROFILE,
  587. .ofl_scan_period = WMI_10_4_OFL_SCAN_PERIOD,
  588. .p2p_dev_set_device_info = WMI_10_4_P2P_DEV_SET_DEVICE_INFO,
  589. .p2p_dev_set_discoverability = WMI_10_4_P2P_DEV_SET_DISCOVERABILITY,
  590. .p2p_go_set_beacon_ie = WMI_10_4_P2P_GO_SET_BEACON_IE,
  591. .p2p_go_set_probe_resp_ie = WMI_10_4_P2P_GO_SET_PROBE_RESP_IE,
  592. .p2p_set_vendor_ie_data_cmdid = WMI_10_4_P2P_SET_VENDOR_IE_DATA_CMDID,
  593. .ap_ps_peer_param_cmdid = WMI_10_4_AP_PS_PEER_PARAM_CMDID,
  594. .ap_ps_peer_uapsd_coex_cmdid = WMI_10_4_AP_PS_PEER_UAPSD_COEX_CMDID,
  595. .peer_rate_retry_sched_cmdid = WMI_10_4_PEER_RATE_RETRY_SCHED_CMDID,
  596. .wlan_profile_trigger_cmdid = WMI_10_4_WLAN_PROFILE_TRIGGER_CMDID,
  597. .wlan_profile_set_hist_intvl_cmdid =
  598. WMI_10_4_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  599. .wlan_profile_get_profile_data_cmdid =
  600. WMI_10_4_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  601. .wlan_profile_enable_profile_id_cmdid =
  602. WMI_10_4_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  603. .wlan_profile_list_profile_id_cmdid =
  604. WMI_10_4_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  605. .pdev_suspend_cmdid = WMI_10_4_PDEV_SUSPEND_CMDID,
  606. .pdev_resume_cmdid = WMI_10_4_PDEV_RESUME_CMDID,
  607. .add_bcn_filter_cmdid = WMI_10_4_ADD_BCN_FILTER_CMDID,
  608. .rmv_bcn_filter_cmdid = WMI_10_4_RMV_BCN_FILTER_CMDID,
  609. .wow_add_wake_pattern_cmdid = WMI_10_4_WOW_ADD_WAKE_PATTERN_CMDID,
  610. .wow_del_wake_pattern_cmdid = WMI_10_4_WOW_DEL_WAKE_PATTERN_CMDID,
  611. .wow_enable_disable_wake_event_cmdid =
  612. WMI_10_4_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  613. .wow_enable_cmdid = WMI_10_4_WOW_ENABLE_CMDID,
  614. .wow_hostwakeup_from_sleep_cmdid =
  615. WMI_10_4_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  616. .rtt_measreq_cmdid = WMI_10_4_RTT_MEASREQ_CMDID,
  617. .rtt_tsf_cmdid = WMI_10_4_RTT_TSF_CMDID,
  618. .vdev_spectral_scan_configure_cmdid =
  619. WMI_10_4_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  620. .vdev_spectral_scan_enable_cmdid =
  621. WMI_10_4_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  622. .request_stats_cmdid = WMI_10_4_REQUEST_STATS_CMDID,
  623. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  624. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  625. .gtk_offload_cmdid = WMI_10_4_GTK_OFFLOAD_CMDID,
  626. .csa_offload_enable_cmdid = WMI_10_4_CSA_OFFLOAD_ENABLE_CMDID,
  627. .csa_offload_chanswitch_cmdid = WMI_10_4_CSA_OFFLOAD_CHANSWITCH_CMDID,
  628. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  629. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  630. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  631. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  632. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  633. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  634. .echo_cmdid = WMI_10_4_ECHO_CMDID,
  635. .pdev_utf_cmdid = WMI_10_4_PDEV_UTF_CMDID,
  636. .dbglog_cfg_cmdid = WMI_10_4_DBGLOG_CFG_CMDID,
  637. .pdev_qvit_cmdid = WMI_10_4_PDEV_QVIT_CMDID,
  638. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  639. .vdev_set_keepalive_cmdid = WMI_10_4_VDEV_SET_KEEPALIVE_CMDID,
  640. .vdev_get_keepalive_cmdid = WMI_10_4_VDEV_GET_KEEPALIVE_CMDID,
  641. .force_fw_hang_cmdid = WMI_10_4_FORCE_FW_HANG_CMDID,
  642. .gpio_config_cmdid = WMI_10_4_GPIO_CONFIG_CMDID,
  643. .gpio_output_cmdid = WMI_10_4_GPIO_OUTPUT_CMDID,
  644. .pdev_get_temperature_cmdid = WMI_10_4_PDEV_GET_TEMPERATURE_CMDID,
  645. .vdev_set_wmm_params_cmdid = WMI_CMD_UNSUPPORTED,
  646. .tdls_set_state_cmdid = WMI_CMD_UNSUPPORTED,
  647. .tdls_peer_update_cmdid = WMI_CMD_UNSUPPORTED,
  648. .adaptive_qcs_cmdid = WMI_CMD_UNSUPPORTED,
  649. .scan_update_request_cmdid = WMI_10_4_SCAN_UPDATE_REQUEST_CMDID,
  650. .vdev_standby_response_cmdid = WMI_10_4_VDEV_STANDBY_RESPONSE_CMDID,
  651. .vdev_resume_response_cmdid = WMI_10_4_VDEV_RESUME_RESPONSE_CMDID,
  652. .wlan_peer_caching_add_peer_cmdid =
  653. WMI_10_4_WLAN_PEER_CACHING_ADD_PEER_CMDID,
  654. .wlan_peer_caching_evict_peer_cmdid =
  655. WMI_10_4_WLAN_PEER_CACHING_EVICT_PEER_CMDID,
  656. .wlan_peer_caching_restore_peer_cmdid =
  657. WMI_10_4_WLAN_PEER_CACHING_RESTORE_PEER_CMDID,
  658. .wlan_peer_caching_print_all_peers_info_cmdid =
  659. WMI_10_4_WLAN_PEER_CACHING_PRINT_ALL_PEERS_INFO_CMDID,
  660. .peer_update_wds_entry_cmdid = WMI_10_4_PEER_UPDATE_WDS_ENTRY_CMDID,
  661. .peer_add_proxy_sta_entry_cmdid =
  662. WMI_10_4_PEER_ADD_PROXY_STA_ENTRY_CMDID,
  663. .rtt_keepalive_cmdid = WMI_10_4_RTT_KEEPALIVE_CMDID,
  664. .oem_req_cmdid = WMI_10_4_OEM_REQ_CMDID,
  665. .nan_cmdid = WMI_10_4_NAN_CMDID,
  666. .vdev_ratemask_cmdid = WMI_10_4_VDEV_RATEMASK_CMDID,
  667. .qboost_cfg_cmdid = WMI_10_4_QBOOST_CFG_CMDID,
  668. .pdev_smart_ant_enable_cmdid = WMI_10_4_PDEV_SMART_ANT_ENABLE_CMDID,
  669. .pdev_smart_ant_set_rx_antenna_cmdid =
  670. WMI_10_4_PDEV_SMART_ANT_SET_RX_ANTENNA_CMDID,
  671. .peer_smart_ant_set_tx_antenna_cmdid =
  672. WMI_10_4_PEER_SMART_ANT_SET_TX_ANTENNA_CMDID,
  673. .peer_smart_ant_set_train_info_cmdid =
  674. WMI_10_4_PEER_SMART_ANT_SET_TRAIN_INFO_CMDID,
  675. .peer_smart_ant_set_node_config_ops_cmdid =
  676. WMI_10_4_PEER_SMART_ANT_SET_NODE_CONFIG_OPS_CMDID,
  677. .pdev_set_antenna_switch_table_cmdid =
  678. WMI_10_4_PDEV_SET_ANTENNA_SWITCH_TABLE_CMDID,
  679. .pdev_set_ctl_table_cmdid = WMI_10_4_PDEV_SET_CTL_TABLE_CMDID,
  680. .pdev_set_mimogain_table_cmdid = WMI_10_4_PDEV_SET_MIMOGAIN_TABLE_CMDID,
  681. .pdev_ratepwr_table_cmdid = WMI_10_4_PDEV_RATEPWR_TABLE_CMDID,
  682. .pdev_ratepwr_chainmsk_table_cmdid =
  683. WMI_10_4_PDEV_RATEPWR_CHAINMSK_TABLE_CMDID,
  684. .pdev_fips_cmdid = WMI_10_4_PDEV_FIPS_CMDID,
  685. .tt_set_conf_cmdid = WMI_10_4_TT_SET_CONF_CMDID,
  686. .fwtest_cmdid = WMI_10_4_FWTEST_CMDID,
  687. .vdev_atf_request_cmdid = WMI_10_4_VDEV_ATF_REQUEST_CMDID,
  688. .peer_atf_request_cmdid = WMI_10_4_PEER_ATF_REQUEST_CMDID,
  689. .pdev_get_ani_cck_config_cmdid = WMI_10_4_PDEV_GET_ANI_CCK_CONFIG_CMDID,
  690. .pdev_get_ani_ofdm_config_cmdid =
  691. WMI_10_4_PDEV_GET_ANI_OFDM_CONFIG_CMDID,
  692. .pdev_reserve_ast_entry_cmdid = WMI_10_4_PDEV_RESERVE_AST_ENTRY_CMDID,
  693. .pdev_get_nfcal_power_cmdid = WMI_10_4_PDEV_GET_NFCAL_POWER_CMDID,
  694. .pdev_get_tpc_cmdid = WMI_10_4_PDEV_GET_TPC_CMDID,
  695. .pdev_get_ast_info_cmdid = WMI_10_4_PDEV_GET_AST_INFO_CMDID,
  696. .vdev_set_dscp_tid_map_cmdid = WMI_10_4_VDEV_SET_DSCP_TID_MAP_CMDID,
  697. .pdev_get_info_cmdid = WMI_10_4_PDEV_GET_INFO_CMDID,
  698. .vdev_get_info_cmdid = WMI_10_4_VDEV_GET_INFO_CMDID,
  699. .vdev_filter_neighbor_rx_packets_cmdid =
  700. WMI_10_4_VDEV_FILTER_NEIGHBOR_RX_PACKETS_CMDID,
  701. .mu_cal_start_cmdid = WMI_10_4_MU_CAL_START_CMDID,
  702. .set_cca_params_cmdid = WMI_10_4_SET_CCA_PARAMS_CMDID,
  703. .pdev_bss_chan_info_request_cmdid =
  704. WMI_10_4_PDEV_BSS_CHAN_INFO_REQUEST_CMDID,
  705. .ext_resource_cfg_cmdid = WMI_10_4_EXT_RESOURCE_CFG_CMDID,
  706. };
  707. /* MAIN WMI VDEV param map */
  708. static struct wmi_vdev_param_map wmi_vdev_param_map = {
  709. .rts_threshold = WMI_VDEV_PARAM_RTS_THRESHOLD,
  710. .fragmentation_threshold = WMI_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  711. .beacon_interval = WMI_VDEV_PARAM_BEACON_INTERVAL,
  712. .listen_interval = WMI_VDEV_PARAM_LISTEN_INTERVAL,
  713. .multicast_rate = WMI_VDEV_PARAM_MULTICAST_RATE,
  714. .mgmt_tx_rate = WMI_VDEV_PARAM_MGMT_TX_RATE,
  715. .slot_time = WMI_VDEV_PARAM_SLOT_TIME,
  716. .preamble = WMI_VDEV_PARAM_PREAMBLE,
  717. .swba_time = WMI_VDEV_PARAM_SWBA_TIME,
  718. .wmi_vdev_stats_update_period = WMI_VDEV_STATS_UPDATE_PERIOD,
  719. .wmi_vdev_pwrsave_ageout_time = WMI_VDEV_PWRSAVE_AGEOUT_TIME,
  720. .wmi_vdev_host_swba_interval = WMI_VDEV_HOST_SWBA_INTERVAL,
  721. .dtim_period = WMI_VDEV_PARAM_DTIM_PERIOD,
  722. .wmi_vdev_oc_scheduler_air_time_limit =
  723. WMI_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  724. .wds = WMI_VDEV_PARAM_WDS,
  725. .atim_window = WMI_VDEV_PARAM_ATIM_WINDOW,
  726. .bmiss_count_max = WMI_VDEV_PARAM_BMISS_COUNT_MAX,
  727. .bmiss_first_bcnt = WMI_VDEV_PARAM_BMISS_FIRST_BCNT,
  728. .bmiss_final_bcnt = WMI_VDEV_PARAM_BMISS_FINAL_BCNT,
  729. .feature_wmm = WMI_VDEV_PARAM_FEATURE_WMM,
  730. .chwidth = WMI_VDEV_PARAM_CHWIDTH,
  731. .chextoffset = WMI_VDEV_PARAM_CHEXTOFFSET,
  732. .disable_htprotection = WMI_VDEV_PARAM_DISABLE_HTPROTECTION,
  733. .sta_quickkickout = WMI_VDEV_PARAM_STA_QUICKKICKOUT,
  734. .mgmt_rate = WMI_VDEV_PARAM_MGMT_RATE,
  735. .protection_mode = WMI_VDEV_PARAM_PROTECTION_MODE,
  736. .fixed_rate = WMI_VDEV_PARAM_FIXED_RATE,
  737. .sgi = WMI_VDEV_PARAM_SGI,
  738. .ldpc = WMI_VDEV_PARAM_LDPC,
  739. .tx_stbc = WMI_VDEV_PARAM_TX_STBC,
  740. .rx_stbc = WMI_VDEV_PARAM_RX_STBC,
  741. .intra_bss_fwd = WMI_VDEV_PARAM_INTRA_BSS_FWD,
  742. .def_keyid = WMI_VDEV_PARAM_DEF_KEYID,
  743. .nss = WMI_VDEV_PARAM_NSS,
  744. .bcast_data_rate = WMI_VDEV_PARAM_BCAST_DATA_RATE,
  745. .mcast_data_rate = WMI_VDEV_PARAM_MCAST_DATA_RATE,
  746. .mcast_indicate = WMI_VDEV_PARAM_MCAST_INDICATE,
  747. .dhcp_indicate = WMI_VDEV_PARAM_DHCP_INDICATE,
  748. .unknown_dest_indicate = WMI_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  749. .ap_keepalive_min_idle_inactive_time_secs =
  750. WMI_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  751. .ap_keepalive_max_idle_inactive_time_secs =
  752. WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  753. .ap_keepalive_max_unresponsive_time_secs =
  754. WMI_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  755. .ap_enable_nawds = WMI_VDEV_PARAM_AP_ENABLE_NAWDS,
  756. .mcast2ucast_set = WMI_VDEV_PARAM_UNSUPPORTED,
  757. .enable_rtscts = WMI_VDEV_PARAM_ENABLE_RTSCTS,
  758. .txbf = WMI_VDEV_PARAM_TXBF,
  759. .packet_powersave = WMI_VDEV_PARAM_PACKET_POWERSAVE,
  760. .drop_unencry = WMI_VDEV_PARAM_DROP_UNENCRY,
  761. .tx_encap_type = WMI_VDEV_PARAM_TX_ENCAP_TYPE,
  762. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  763. WMI_VDEV_PARAM_UNSUPPORTED,
  764. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  765. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  766. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  767. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  768. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  769. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  770. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  771. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  772. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  773. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  774. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  775. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  776. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  777. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  778. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  779. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  780. };
  781. /* 10.X WMI VDEV param map */
  782. static struct wmi_vdev_param_map wmi_10x_vdev_param_map = {
  783. .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
  784. .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  785. .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
  786. .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
  787. .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
  788. .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
  789. .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
  790. .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
  791. .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
  792. .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
  793. .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
  794. .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
  795. .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
  796. .wmi_vdev_oc_scheduler_air_time_limit =
  797. WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  798. .wds = WMI_10X_VDEV_PARAM_WDS,
  799. .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
  800. .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
  801. .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  802. .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  803. .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
  804. .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
  805. .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
  806. .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
  807. .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
  808. .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
  809. .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
  810. .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
  811. .sgi = WMI_10X_VDEV_PARAM_SGI,
  812. .ldpc = WMI_10X_VDEV_PARAM_LDPC,
  813. .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
  814. .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
  815. .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
  816. .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
  817. .nss = WMI_10X_VDEV_PARAM_NSS,
  818. .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
  819. .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
  820. .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
  821. .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
  822. .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  823. .ap_keepalive_min_idle_inactive_time_secs =
  824. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  825. .ap_keepalive_max_idle_inactive_time_secs =
  826. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  827. .ap_keepalive_max_unresponsive_time_secs =
  828. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  829. .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
  830. .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
  831. .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
  832. .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
  833. .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
  834. .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
  835. .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  836. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  837. WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  838. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  839. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  840. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  841. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  842. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  843. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  844. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  845. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  846. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  847. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  848. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  849. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  850. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  851. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  852. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  853. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  854. };
  855. static struct wmi_vdev_param_map wmi_10_2_4_vdev_param_map = {
  856. .rts_threshold = WMI_10X_VDEV_PARAM_RTS_THRESHOLD,
  857. .fragmentation_threshold = WMI_10X_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  858. .beacon_interval = WMI_10X_VDEV_PARAM_BEACON_INTERVAL,
  859. .listen_interval = WMI_10X_VDEV_PARAM_LISTEN_INTERVAL,
  860. .multicast_rate = WMI_10X_VDEV_PARAM_MULTICAST_RATE,
  861. .mgmt_tx_rate = WMI_10X_VDEV_PARAM_MGMT_TX_RATE,
  862. .slot_time = WMI_10X_VDEV_PARAM_SLOT_TIME,
  863. .preamble = WMI_10X_VDEV_PARAM_PREAMBLE,
  864. .swba_time = WMI_10X_VDEV_PARAM_SWBA_TIME,
  865. .wmi_vdev_stats_update_period = WMI_10X_VDEV_STATS_UPDATE_PERIOD,
  866. .wmi_vdev_pwrsave_ageout_time = WMI_10X_VDEV_PWRSAVE_AGEOUT_TIME,
  867. .wmi_vdev_host_swba_interval = WMI_10X_VDEV_HOST_SWBA_INTERVAL,
  868. .dtim_period = WMI_10X_VDEV_PARAM_DTIM_PERIOD,
  869. .wmi_vdev_oc_scheduler_air_time_limit =
  870. WMI_10X_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  871. .wds = WMI_10X_VDEV_PARAM_WDS,
  872. .atim_window = WMI_10X_VDEV_PARAM_ATIM_WINDOW,
  873. .bmiss_count_max = WMI_10X_VDEV_PARAM_BMISS_COUNT_MAX,
  874. .bmiss_first_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  875. .bmiss_final_bcnt = WMI_VDEV_PARAM_UNSUPPORTED,
  876. .feature_wmm = WMI_10X_VDEV_PARAM_FEATURE_WMM,
  877. .chwidth = WMI_10X_VDEV_PARAM_CHWIDTH,
  878. .chextoffset = WMI_10X_VDEV_PARAM_CHEXTOFFSET,
  879. .disable_htprotection = WMI_10X_VDEV_PARAM_DISABLE_HTPROTECTION,
  880. .sta_quickkickout = WMI_10X_VDEV_PARAM_STA_QUICKKICKOUT,
  881. .mgmt_rate = WMI_10X_VDEV_PARAM_MGMT_RATE,
  882. .protection_mode = WMI_10X_VDEV_PARAM_PROTECTION_MODE,
  883. .fixed_rate = WMI_10X_VDEV_PARAM_FIXED_RATE,
  884. .sgi = WMI_10X_VDEV_PARAM_SGI,
  885. .ldpc = WMI_10X_VDEV_PARAM_LDPC,
  886. .tx_stbc = WMI_10X_VDEV_PARAM_TX_STBC,
  887. .rx_stbc = WMI_10X_VDEV_PARAM_RX_STBC,
  888. .intra_bss_fwd = WMI_10X_VDEV_PARAM_INTRA_BSS_FWD,
  889. .def_keyid = WMI_10X_VDEV_PARAM_DEF_KEYID,
  890. .nss = WMI_10X_VDEV_PARAM_NSS,
  891. .bcast_data_rate = WMI_10X_VDEV_PARAM_BCAST_DATA_RATE,
  892. .mcast_data_rate = WMI_10X_VDEV_PARAM_MCAST_DATA_RATE,
  893. .mcast_indicate = WMI_10X_VDEV_PARAM_MCAST_INDICATE,
  894. .dhcp_indicate = WMI_10X_VDEV_PARAM_DHCP_INDICATE,
  895. .unknown_dest_indicate = WMI_10X_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  896. .ap_keepalive_min_idle_inactive_time_secs =
  897. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  898. .ap_keepalive_max_idle_inactive_time_secs =
  899. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  900. .ap_keepalive_max_unresponsive_time_secs =
  901. WMI_10X_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  902. .ap_enable_nawds = WMI_10X_VDEV_PARAM_AP_ENABLE_NAWDS,
  903. .mcast2ucast_set = WMI_10X_VDEV_PARAM_MCAST2UCAST_SET,
  904. .enable_rtscts = WMI_10X_VDEV_PARAM_ENABLE_RTSCTS,
  905. .txbf = WMI_VDEV_PARAM_UNSUPPORTED,
  906. .packet_powersave = WMI_VDEV_PARAM_UNSUPPORTED,
  907. .drop_unencry = WMI_VDEV_PARAM_UNSUPPORTED,
  908. .tx_encap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  909. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  910. WMI_10X_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  911. .rc_num_retries = WMI_VDEV_PARAM_UNSUPPORTED,
  912. .cabq_maxdur = WMI_VDEV_PARAM_UNSUPPORTED,
  913. .mfptest_set = WMI_VDEV_PARAM_UNSUPPORTED,
  914. .rts_fixed_rate = WMI_VDEV_PARAM_UNSUPPORTED,
  915. .vht_sgimask = WMI_VDEV_PARAM_UNSUPPORTED,
  916. .vht80_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  917. .early_rx_adjust_enable = WMI_VDEV_PARAM_UNSUPPORTED,
  918. .early_rx_tgt_bmiss_num = WMI_VDEV_PARAM_UNSUPPORTED,
  919. .early_rx_bmiss_sample_cycle = WMI_VDEV_PARAM_UNSUPPORTED,
  920. .early_rx_slop_step = WMI_VDEV_PARAM_UNSUPPORTED,
  921. .early_rx_init_slop = WMI_VDEV_PARAM_UNSUPPORTED,
  922. .early_rx_adjust_pause = WMI_VDEV_PARAM_UNSUPPORTED,
  923. .proxy_sta = WMI_VDEV_PARAM_UNSUPPORTED,
  924. .meru_vc = WMI_VDEV_PARAM_UNSUPPORTED,
  925. .rx_decap_type = WMI_VDEV_PARAM_UNSUPPORTED,
  926. .bw_nss_ratemask = WMI_VDEV_PARAM_UNSUPPORTED,
  927. };
  928. static struct wmi_vdev_param_map wmi_10_4_vdev_param_map = {
  929. .rts_threshold = WMI_10_4_VDEV_PARAM_RTS_THRESHOLD,
  930. .fragmentation_threshold = WMI_10_4_VDEV_PARAM_FRAGMENTATION_THRESHOLD,
  931. .beacon_interval = WMI_10_4_VDEV_PARAM_BEACON_INTERVAL,
  932. .listen_interval = WMI_10_4_VDEV_PARAM_LISTEN_INTERVAL,
  933. .multicast_rate = WMI_10_4_VDEV_PARAM_MULTICAST_RATE,
  934. .mgmt_tx_rate = WMI_10_4_VDEV_PARAM_MGMT_TX_RATE,
  935. .slot_time = WMI_10_4_VDEV_PARAM_SLOT_TIME,
  936. .preamble = WMI_10_4_VDEV_PARAM_PREAMBLE,
  937. .swba_time = WMI_10_4_VDEV_PARAM_SWBA_TIME,
  938. .wmi_vdev_stats_update_period = WMI_10_4_VDEV_STATS_UPDATE_PERIOD,
  939. .wmi_vdev_pwrsave_ageout_time = WMI_10_4_VDEV_PWRSAVE_AGEOUT_TIME,
  940. .wmi_vdev_host_swba_interval = WMI_10_4_VDEV_HOST_SWBA_INTERVAL,
  941. .dtim_period = WMI_10_4_VDEV_PARAM_DTIM_PERIOD,
  942. .wmi_vdev_oc_scheduler_air_time_limit =
  943. WMI_10_4_VDEV_OC_SCHEDULER_AIR_TIME_LIMIT,
  944. .wds = WMI_10_4_VDEV_PARAM_WDS,
  945. .atim_window = WMI_10_4_VDEV_PARAM_ATIM_WINDOW,
  946. .bmiss_count_max = WMI_10_4_VDEV_PARAM_BMISS_COUNT_MAX,
  947. .bmiss_first_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FIRST_BCNT,
  948. .bmiss_final_bcnt = WMI_10_4_VDEV_PARAM_BMISS_FINAL_BCNT,
  949. .feature_wmm = WMI_10_4_VDEV_PARAM_FEATURE_WMM,
  950. .chwidth = WMI_10_4_VDEV_PARAM_CHWIDTH,
  951. .chextoffset = WMI_10_4_VDEV_PARAM_CHEXTOFFSET,
  952. .disable_htprotection = WMI_10_4_VDEV_PARAM_DISABLE_HTPROTECTION,
  953. .sta_quickkickout = WMI_10_4_VDEV_PARAM_STA_QUICKKICKOUT,
  954. .mgmt_rate = WMI_10_4_VDEV_PARAM_MGMT_RATE,
  955. .protection_mode = WMI_10_4_VDEV_PARAM_PROTECTION_MODE,
  956. .fixed_rate = WMI_10_4_VDEV_PARAM_FIXED_RATE,
  957. .sgi = WMI_10_4_VDEV_PARAM_SGI,
  958. .ldpc = WMI_10_4_VDEV_PARAM_LDPC,
  959. .tx_stbc = WMI_10_4_VDEV_PARAM_TX_STBC,
  960. .rx_stbc = WMI_10_4_VDEV_PARAM_RX_STBC,
  961. .intra_bss_fwd = WMI_10_4_VDEV_PARAM_INTRA_BSS_FWD,
  962. .def_keyid = WMI_10_4_VDEV_PARAM_DEF_KEYID,
  963. .nss = WMI_10_4_VDEV_PARAM_NSS,
  964. .bcast_data_rate = WMI_10_4_VDEV_PARAM_BCAST_DATA_RATE,
  965. .mcast_data_rate = WMI_10_4_VDEV_PARAM_MCAST_DATA_RATE,
  966. .mcast_indicate = WMI_10_4_VDEV_PARAM_MCAST_INDICATE,
  967. .dhcp_indicate = WMI_10_4_VDEV_PARAM_DHCP_INDICATE,
  968. .unknown_dest_indicate = WMI_10_4_VDEV_PARAM_UNKNOWN_DEST_INDICATE,
  969. .ap_keepalive_min_idle_inactive_time_secs =
  970. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MIN_IDLE_INACTIVE_TIME_SECS,
  971. .ap_keepalive_max_idle_inactive_time_secs =
  972. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_IDLE_INACTIVE_TIME_SECS,
  973. .ap_keepalive_max_unresponsive_time_secs =
  974. WMI_10_4_VDEV_PARAM_AP_KEEPALIVE_MAX_UNRESPONSIVE_TIME_SECS,
  975. .ap_enable_nawds = WMI_10_4_VDEV_PARAM_AP_ENABLE_NAWDS,
  976. .mcast2ucast_set = WMI_10_4_VDEV_PARAM_MCAST2UCAST_SET,
  977. .enable_rtscts = WMI_10_4_VDEV_PARAM_ENABLE_RTSCTS,
  978. .txbf = WMI_10_4_VDEV_PARAM_TXBF,
  979. .packet_powersave = WMI_10_4_VDEV_PARAM_PACKET_POWERSAVE,
  980. .drop_unencry = WMI_10_4_VDEV_PARAM_DROP_UNENCRY,
  981. .tx_encap_type = WMI_10_4_VDEV_PARAM_TX_ENCAP_TYPE,
  982. .ap_detect_out_of_sync_sleeping_sta_time_secs =
  983. WMI_10_4_VDEV_PARAM_AP_DETECT_OUT_OF_SYNC_SLEEPING_STA_TIME_SECS,
  984. .rc_num_retries = WMI_10_4_VDEV_PARAM_RC_NUM_RETRIES,
  985. .cabq_maxdur = WMI_10_4_VDEV_PARAM_CABQ_MAXDUR,
  986. .mfptest_set = WMI_10_4_VDEV_PARAM_MFPTEST_SET,
  987. .rts_fixed_rate = WMI_10_4_VDEV_PARAM_RTS_FIXED_RATE,
  988. .vht_sgimask = WMI_10_4_VDEV_PARAM_VHT_SGIMASK,
  989. .vht80_ratemask = WMI_10_4_VDEV_PARAM_VHT80_RATEMASK,
  990. .early_rx_adjust_enable = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_ENABLE,
  991. .early_rx_tgt_bmiss_num = WMI_10_4_VDEV_PARAM_EARLY_RX_TGT_BMISS_NUM,
  992. .early_rx_bmiss_sample_cycle =
  993. WMI_10_4_VDEV_PARAM_EARLY_RX_BMISS_SAMPLE_CYCLE,
  994. .early_rx_slop_step = WMI_10_4_VDEV_PARAM_EARLY_RX_SLOP_STEP,
  995. .early_rx_init_slop = WMI_10_4_VDEV_PARAM_EARLY_RX_INIT_SLOP,
  996. .early_rx_adjust_pause = WMI_10_4_VDEV_PARAM_EARLY_RX_ADJUST_PAUSE,
  997. .proxy_sta = WMI_10_4_VDEV_PARAM_PROXY_STA,
  998. .meru_vc = WMI_10_4_VDEV_PARAM_MERU_VC,
  999. .rx_decap_type = WMI_10_4_VDEV_PARAM_RX_DECAP_TYPE,
  1000. .bw_nss_ratemask = WMI_10_4_VDEV_PARAM_BW_NSS_RATEMASK,
  1001. .inc_tsf = WMI_10_4_VDEV_PARAM_TSF_INCREMENT,
  1002. .dec_tsf = WMI_10_4_VDEV_PARAM_TSF_DECREMENT,
  1003. };
  1004. static struct wmi_pdev_param_map wmi_pdev_param_map = {
  1005. .tx_chain_mask = WMI_PDEV_PARAM_TX_CHAIN_MASK,
  1006. .rx_chain_mask = WMI_PDEV_PARAM_RX_CHAIN_MASK,
  1007. .txpower_limit2g = WMI_PDEV_PARAM_TXPOWER_LIMIT2G,
  1008. .txpower_limit5g = WMI_PDEV_PARAM_TXPOWER_LIMIT5G,
  1009. .txpower_scale = WMI_PDEV_PARAM_TXPOWER_SCALE,
  1010. .beacon_gen_mode = WMI_PDEV_PARAM_BEACON_GEN_MODE,
  1011. .beacon_tx_mode = WMI_PDEV_PARAM_BEACON_TX_MODE,
  1012. .resmgr_offchan_mode = WMI_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1013. .protection_mode = WMI_PDEV_PARAM_PROTECTION_MODE,
  1014. .dynamic_bw = WMI_PDEV_PARAM_DYNAMIC_BW,
  1015. .non_agg_sw_retry_th = WMI_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1016. .agg_sw_retry_th = WMI_PDEV_PARAM_AGG_SW_RETRY_TH,
  1017. .sta_kickout_th = WMI_PDEV_PARAM_STA_KICKOUT_TH,
  1018. .ac_aggrsize_scaling = WMI_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1019. .ltr_enable = WMI_PDEV_PARAM_LTR_ENABLE,
  1020. .ltr_ac_latency_be = WMI_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1021. .ltr_ac_latency_bk = WMI_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1022. .ltr_ac_latency_vi = WMI_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1023. .ltr_ac_latency_vo = WMI_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1024. .ltr_ac_latency_timeout = WMI_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1025. .ltr_sleep_override = WMI_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1026. .ltr_rx_override = WMI_PDEV_PARAM_LTR_RX_OVERRIDE,
  1027. .ltr_tx_activity_timeout = WMI_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1028. .l1ss_enable = WMI_PDEV_PARAM_L1SS_ENABLE,
  1029. .dsleep_enable = WMI_PDEV_PARAM_DSLEEP_ENABLE,
  1030. .pcielp_txbuf_flush = WMI_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
  1031. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1032. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1033. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
  1034. .pdev_stats_update_period = WMI_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1035. .vdev_stats_update_period = WMI_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1036. .peer_stats_update_period = WMI_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1037. .bcnflt_stats_update_period = WMI_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1038. .pmf_qos = WMI_PDEV_PARAM_PMF_QOS,
  1039. .arp_ac_override = WMI_PDEV_PARAM_ARP_AC_OVERRIDE,
  1040. .dcs = WMI_PDEV_PARAM_DCS,
  1041. .ani_enable = WMI_PDEV_PARAM_ANI_ENABLE,
  1042. .ani_poll_period = WMI_PDEV_PARAM_ANI_POLL_PERIOD,
  1043. .ani_listen_period = WMI_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1044. .ani_ofdm_level = WMI_PDEV_PARAM_ANI_OFDM_LEVEL,
  1045. .ani_cck_level = WMI_PDEV_PARAM_ANI_CCK_LEVEL,
  1046. .dyntxchain = WMI_PDEV_PARAM_DYNTXCHAIN,
  1047. .proxy_sta = WMI_PDEV_PARAM_PROXY_STA,
  1048. .idle_ps_config = WMI_PDEV_PARAM_IDLE_PS_CONFIG,
  1049. .power_gating_sleep = WMI_PDEV_PARAM_POWER_GATING_SLEEP,
  1050. .fast_channel_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1051. .burst_dur = WMI_PDEV_PARAM_UNSUPPORTED,
  1052. .burst_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1053. .cal_period = WMI_PDEV_PARAM_UNSUPPORTED,
  1054. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1055. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1056. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1057. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1058. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1059. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1060. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1061. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1062. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1063. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1064. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1065. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1066. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1067. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1068. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1069. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1070. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1071. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1072. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1073. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1074. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1075. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1076. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1077. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1078. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1079. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1080. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1081. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1082. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1083. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1084. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1085. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1086. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1087. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1088. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1089. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1090. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1091. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1092. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1093. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1094. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1095. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1096. .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
  1097. };
  1098. static struct wmi_pdev_param_map wmi_10x_pdev_param_map = {
  1099. .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
  1100. .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
  1101. .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
  1102. .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
  1103. .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
  1104. .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
  1105. .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
  1106. .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1107. .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
  1108. .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
  1109. .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1110. .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
  1111. .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
  1112. .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1113. .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
  1114. .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1115. .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1116. .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1117. .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1118. .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1119. .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1120. .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
  1121. .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1122. .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
  1123. .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
  1124. .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
  1125. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
  1126. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
  1127. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
  1128. .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1129. .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1130. .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1131. .bcnflt_stats_update_period =
  1132. WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1133. .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
  1134. .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
  1135. .dcs = WMI_10X_PDEV_PARAM_DCS,
  1136. .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
  1137. .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
  1138. .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1139. .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
  1140. .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
  1141. .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
  1142. .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
  1143. .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
  1144. .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
  1145. .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
  1146. .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
  1147. .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
  1148. .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
  1149. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1150. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1151. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1152. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1153. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1154. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1155. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1156. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1157. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1158. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1159. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1160. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1161. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1162. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1163. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1164. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1165. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1166. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1167. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1168. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1169. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1170. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1171. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1172. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1173. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1174. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1175. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1176. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1177. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1178. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1179. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1180. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1181. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1182. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1183. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1184. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1185. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1186. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1187. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1188. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1189. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1190. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1191. .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
  1192. };
  1193. static struct wmi_pdev_param_map wmi_10_2_4_pdev_param_map = {
  1194. .tx_chain_mask = WMI_10X_PDEV_PARAM_TX_CHAIN_MASK,
  1195. .rx_chain_mask = WMI_10X_PDEV_PARAM_RX_CHAIN_MASK,
  1196. .txpower_limit2g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT2G,
  1197. .txpower_limit5g = WMI_10X_PDEV_PARAM_TXPOWER_LIMIT5G,
  1198. .txpower_scale = WMI_10X_PDEV_PARAM_TXPOWER_SCALE,
  1199. .beacon_gen_mode = WMI_10X_PDEV_PARAM_BEACON_GEN_MODE,
  1200. .beacon_tx_mode = WMI_10X_PDEV_PARAM_BEACON_TX_MODE,
  1201. .resmgr_offchan_mode = WMI_10X_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1202. .protection_mode = WMI_10X_PDEV_PARAM_PROTECTION_MODE,
  1203. .dynamic_bw = WMI_10X_PDEV_PARAM_DYNAMIC_BW,
  1204. .non_agg_sw_retry_th = WMI_10X_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1205. .agg_sw_retry_th = WMI_10X_PDEV_PARAM_AGG_SW_RETRY_TH,
  1206. .sta_kickout_th = WMI_10X_PDEV_PARAM_STA_KICKOUT_TH,
  1207. .ac_aggrsize_scaling = WMI_10X_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1208. .ltr_enable = WMI_10X_PDEV_PARAM_LTR_ENABLE,
  1209. .ltr_ac_latency_be = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1210. .ltr_ac_latency_bk = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1211. .ltr_ac_latency_vi = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1212. .ltr_ac_latency_vo = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1213. .ltr_ac_latency_timeout = WMI_10X_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1214. .ltr_sleep_override = WMI_10X_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1215. .ltr_rx_override = WMI_10X_PDEV_PARAM_LTR_RX_OVERRIDE,
  1216. .ltr_tx_activity_timeout = WMI_10X_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1217. .l1ss_enable = WMI_10X_PDEV_PARAM_L1SS_ENABLE,
  1218. .dsleep_enable = WMI_10X_PDEV_PARAM_DSLEEP_ENABLE,
  1219. .pcielp_txbuf_flush = WMI_PDEV_PARAM_UNSUPPORTED,
  1220. .pcielp_txbuf_watermark = WMI_PDEV_PARAM_UNSUPPORTED,
  1221. .pcielp_txbuf_tmo_en = WMI_PDEV_PARAM_UNSUPPORTED,
  1222. .pcielp_txbuf_tmo_value = WMI_PDEV_PARAM_UNSUPPORTED,
  1223. .pdev_stats_update_period = WMI_10X_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1224. .vdev_stats_update_period = WMI_10X_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1225. .peer_stats_update_period = WMI_10X_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1226. .bcnflt_stats_update_period =
  1227. WMI_10X_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1228. .pmf_qos = WMI_10X_PDEV_PARAM_PMF_QOS,
  1229. .arp_ac_override = WMI_10X_PDEV_PARAM_ARPDHCP_AC_OVERRIDE,
  1230. .dcs = WMI_10X_PDEV_PARAM_DCS,
  1231. .ani_enable = WMI_10X_PDEV_PARAM_ANI_ENABLE,
  1232. .ani_poll_period = WMI_10X_PDEV_PARAM_ANI_POLL_PERIOD,
  1233. .ani_listen_period = WMI_10X_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1234. .ani_ofdm_level = WMI_10X_PDEV_PARAM_ANI_OFDM_LEVEL,
  1235. .ani_cck_level = WMI_10X_PDEV_PARAM_ANI_CCK_LEVEL,
  1236. .dyntxchain = WMI_10X_PDEV_PARAM_DYNTXCHAIN,
  1237. .proxy_sta = WMI_PDEV_PARAM_UNSUPPORTED,
  1238. .idle_ps_config = WMI_PDEV_PARAM_UNSUPPORTED,
  1239. .power_gating_sleep = WMI_PDEV_PARAM_UNSUPPORTED,
  1240. .fast_channel_reset = WMI_10X_PDEV_PARAM_FAST_CHANNEL_RESET,
  1241. .burst_dur = WMI_10X_PDEV_PARAM_BURST_DUR,
  1242. .burst_enable = WMI_10X_PDEV_PARAM_BURST_ENABLE,
  1243. .cal_period = WMI_10X_PDEV_PARAM_CAL_PERIOD,
  1244. .aggr_burst = WMI_PDEV_PARAM_UNSUPPORTED,
  1245. .rx_decap_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1246. .smart_antenna_default_antenna = WMI_PDEV_PARAM_UNSUPPORTED,
  1247. .igmpmld_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1248. .igmpmld_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1249. .antenna_gain = WMI_PDEV_PARAM_UNSUPPORTED,
  1250. .rx_filter = WMI_PDEV_PARAM_UNSUPPORTED,
  1251. .set_mcast_to_ucast_tid = WMI_PDEV_PARAM_UNSUPPORTED,
  1252. .proxy_sta_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1253. .set_mcast2ucast_mode = WMI_PDEV_PARAM_UNSUPPORTED,
  1254. .set_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1255. .remove_mcast2ucast_buffer = WMI_PDEV_PARAM_UNSUPPORTED,
  1256. .peer_sta_ps_statechg_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1257. .igmpmld_ac_override = WMI_PDEV_PARAM_UNSUPPORTED,
  1258. .block_interbss = WMI_PDEV_PARAM_UNSUPPORTED,
  1259. .set_disable_reset_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1260. .set_msdu_ttl_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1261. .set_ppdu_duration_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1262. .txbf_sound_period_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1263. .set_promisc_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1264. .set_burst_mode_cmdid = WMI_PDEV_PARAM_UNSUPPORTED,
  1265. .en_stats = WMI_PDEV_PARAM_UNSUPPORTED,
  1266. .mu_group_policy = WMI_PDEV_PARAM_UNSUPPORTED,
  1267. .noise_detection = WMI_PDEV_PARAM_UNSUPPORTED,
  1268. .noise_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1269. .dpd_enable = WMI_PDEV_PARAM_UNSUPPORTED,
  1270. .set_mcast_bcast_echo = WMI_PDEV_PARAM_UNSUPPORTED,
  1271. .atf_strict_sch = WMI_PDEV_PARAM_UNSUPPORTED,
  1272. .atf_sched_duration = WMI_PDEV_PARAM_UNSUPPORTED,
  1273. .ant_plzn = WMI_PDEV_PARAM_UNSUPPORTED,
  1274. .mgmt_retry_limit = WMI_PDEV_PARAM_UNSUPPORTED,
  1275. .sensitivity_level = WMI_PDEV_PARAM_UNSUPPORTED,
  1276. .signed_txpower_2g = WMI_PDEV_PARAM_UNSUPPORTED,
  1277. .signed_txpower_5g = WMI_PDEV_PARAM_UNSUPPORTED,
  1278. .enable_per_tid_amsdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1279. .enable_per_tid_ampdu = WMI_PDEV_PARAM_UNSUPPORTED,
  1280. .cca_threshold = WMI_PDEV_PARAM_UNSUPPORTED,
  1281. .rts_fixed_rate = WMI_PDEV_PARAM_UNSUPPORTED,
  1282. .pdev_reset = WMI_PDEV_PARAM_UNSUPPORTED,
  1283. .wapi_mbssid_offset = WMI_PDEV_PARAM_UNSUPPORTED,
  1284. .arp_srcaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1285. .arp_dstaddr = WMI_PDEV_PARAM_UNSUPPORTED,
  1286. .enable_btcoex = WMI_PDEV_PARAM_UNSUPPORTED,
  1287. };
  1288. /* firmware 10.2 specific mappings */
  1289. static struct wmi_cmd_map wmi_10_2_cmd_map = {
  1290. .init_cmdid = WMI_10_2_INIT_CMDID,
  1291. .start_scan_cmdid = WMI_10_2_START_SCAN_CMDID,
  1292. .stop_scan_cmdid = WMI_10_2_STOP_SCAN_CMDID,
  1293. .scan_chan_list_cmdid = WMI_10_2_SCAN_CHAN_LIST_CMDID,
  1294. .scan_sch_prio_tbl_cmdid = WMI_CMD_UNSUPPORTED,
  1295. .pdev_set_regdomain_cmdid = WMI_10_2_PDEV_SET_REGDOMAIN_CMDID,
  1296. .pdev_set_channel_cmdid = WMI_10_2_PDEV_SET_CHANNEL_CMDID,
  1297. .pdev_set_param_cmdid = WMI_10_2_PDEV_SET_PARAM_CMDID,
  1298. .pdev_pktlog_enable_cmdid = WMI_10_2_PDEV_PKTLOG_ENABLE_CMDID,
  1299. .pdev_pktlog_disable_cmdid = WMI_10_2_PDEV_PKTLOG_DISABLE_CMDID,
  1300. .pdev_set_wmm_params_cmdid = WMI_10_2_PDEV_SET_WMM_PARAMS_CMDID,
  1301. .pdev_set_ht_cap_ie_cmdid = WMI_10_2_PDEV_SET_HT_CAP_IE_CMDID,
  1302. .pdev_set_vht_cap_ie_cmdid = WMI_10_2_PDEV_SET_VHT_CAP_IE_CMDID,
  1303. .pdev_set_quiet_mode_cmdid = WMI_10_2_PDEV_SET_QUIET_MODE_CMDID,
  1304. .pdev_green_ap_ps_enable_cmdid = WMI_10_2_PDEV_GREEN_AP_PS_ENABLE_CMDID,
  1305. .pdev_get_tpc_config_cmdid = WMI_10_2_PDEV_GET_TPC_CONFIG_CMDID,
  1306. .pdev_set_base_macaddr_cmdid = WMI_10_2_PDEV_SET_BASE_MACADDR_CMDID,
  1307. .vdev_create_cmdid = WMI_10_2_VDEV_CREATE_CMDID,
  1308. .vdev_delete_cmdid = WMI_10_2_VDEV_DELETE_CMDID,
  1309. .vdev_start_request_cmdid = WMI_10_2_VDEV_START_REQUEST_CMDID,
  1310. .vdev_restart_request_cmdid = WMI_10_2_VDEV_RESTART_REQUEST_CMDID,
  1311. .vdev_up_cmdid = WMI_10_2_VDEV_UP_CMDID,
  1312. .vdev_stop_cmdid = WMI_10_2_VDEV_STOP_CMDID,
  1313. .vdev_down_cmdid = WMI_10_2_VDEV_DOWN_CMDID,
  1314. .vdev_set_param_cmdid = WMI_10_2_VDEV_SET_PARAM_CMDID,
  1315. .vdev_install_key_cmdid = WMI_10_2_VDEV_INSTALL_KEY_CMDID,
  1316. .peer_create_cmdid = WMI_10_2_PEER_CREATE_CMDID,
  1317. .peer_delete_cmdid = WMI_10_2_PEER_DELETE_CMDID,
  1318. .peer_flush_tids_cmdid = WMI_10_2_PEER_FLUSH_TIDS_CMDID,
  1319. .peer_set_param_cmdid = WMI_10_2_PEER_SET_PARAM_CMDID,
  1320. .peer_assoc_cmdid = WMI_10_2_PEER_ASSOC_CMDID,
  1321. .peer_add_wds_entry_cmdid = WMI_10_2_PEER_ADD_WDS_ENTRY_CMDID,
  1322. .peer_remove_wds_entry_cmdid = WMI_10_2_PEER_REMOVE_WDS_ENTRY_CMDID,
  1323. .peer_mcast_group_cmdid = WMI_10_2_PEER_MCAST_GROUP_CMDID,
  1324. .bcn_tx_cmdid = WMI_10_2_BCN_TX_CMDID,
  1325. .pdev_send_bcn_cmdid = WMI_10_2_PDEV_SEND_BCN_CMDID,
  1326. .bcn_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  1327. .bcn_filter_rx_cmdid = WMI_10_2_BCN_FILTER_RX_CMDID,
  1328. .prb_req_filter_rx_cmdid = WMI_10_2_PRB_REQ_FILTER_RX_CMDID,
  1329. .mgmt_tx_cmdid = WMI_10_2_MGMT_TX_CMDID,
  1330. .prb_tmpl_cmdid = WMI_CMD_UNSUPPORTED,
  1331. .addba_clear_resp_cmdid = WMI_10_2_ADDBA_CLEAR_RESP_CMDID,
  1332. .addba_send_cmdid = WMI_10_2_ADDBA_SEND_CMDID,
  1333. .addba_status_cmdid = WMI_10_2_ADDBA_STATUS_CMDID,
  1334. .delba_send_cmdid = WMI_10_2_DELBA_SEND_CMDID,
  1335. .addba_set_resp_cmdid = WMI_10_2_ADDBA_SET_RESP_CMDID,
  1336. .send_singleamsdu_cmdid = WMI_10_2_SEND_SINGLEAMSDU_CMDID,
  1337. .sta_powersave_mode_cmdid = WMI_10_2_STA_POWERSAVE_MODE_CMDID,
  1338. .sta_powersave_param_cmdid = WMI_10_2_STA_POWERSAVE_PARAM_CMDID,
  1339. .sta_mimo_ps_mode_cmdid = WMI_10_2_STA_MIMO_PS_MODE_CMDID,
  1340. .pdev_dfs_enable_cmdid = WMI_10_2_PDEV_DFS_ENABLE_CMDID,
  1341. .pdev_dfs_disable_cmdid = WMI_10_2_PDEV_DFS_DISABLE_CMDID,
  1342. .roam_scan_mode = WMI_10_2_ROAM_SCAN_MODE,
  1343. .roam_scan_rssi_threshold = WMI_10_2_ROAM_SCAN_RSSI_THRESHOLD,
  1344. .roam_scan_period = WMI_10_2_ROAM_SCAN_PERIOD,
  1345. .roam_scan_rssi_change_threshold =
  1346. WMI_10_2_ROAM_SCAN_RSSI_CHANGE_THRESHOLD,
  1347. .roam_ap_profile = WMI_10_2_ROAM_AP_PROFILE,
  1348. .ofl_scan_add_ap_profile = WMI_10_2_OFL_SCAN_ADD_AP_PROFILE,
  1349. .ofl_scan_remove_ap_profile = WMI_10_2_OFL_SCAN_REMOVE_AP_PROFILE,
  1350. .ofl_scan_period = WMI_10_2_OFL_SCAN_PERIOD,
  1351. .p2p_dev_set_device_info = WMI_10_2_P2P_DEV_SET_DEVICE_INFO,
  1352. .p2p_dev_set_discoverability = WMI_10_2_P2P_DEV_SET_DISCOVERABILITY,
  1353. .p2p_go_set_beacon_ie = WMI_10_2_P2P_GO_SET_BEACON_IE,
  1354. .p2p_go_set_probe_resp_ie = WMI_10_2_P2P_GO_SET_PROBE_RESP_IE,
  1355. .p2p_set_vendor_ie_data_cmdid = WMI_CMD_UNSUPPORTED,
  1356. .ap_ps_peer_param_cmdid = WMI_10_2_AP_PS_PEER_PARAM_CMDID,
  1357. .ap_ps_peer_uapsd_coex_cmdid = WMI_CMD_UNSUPPORTED,
  1358. .peer_rate_retry_sched_cmdid = WMI_10_2_PEER_RATE_RETRY_SCHED_CMDID,
  1359. .wlan_profile_trigger_cmdid = WMI_10_2_WLAN_PROFILE_TRIGGER_CMDID,
  1360. .wlan_profile_set_hist_intvl_cmdid =
  1361. WMI_10_2_WLAN_PROFILE_SET_HIST_INTVL_CMDID,
  1362. .wlan_profile_get_profile_data_cmdid =
  1363. WMI_10_2_WLAN_PROFILE_GET_PROFILE_DATA_CMDID,
  1364. .wlan_profile_enable_profile_id_cmdid =
  1365. WMI_10_2_WLAN_PROFILE_ENABLE_PROFILE_ID_CMDID,
  1366. .wlan_profile_list_profile_id_cmdid =
  1367. WMI_10_2_WLAN_PROFILE_LIST_PROFILE_ID_CMDID,
  1368. .pdev_suspend_cmdid = WMI_10_2_PDEV_SUSPEND_CMDID,
  1369. .pdev_resume_cmdid = WMI_10_2_PDEV_RESUME_CMDID,
  1370. .add_bcn_filter_cmdid = WMI_10_2_ADD_BCN_FILTER_CMDID,
  1371. .rmv_bcn_filter_cmdid = WMI_10_2_RMV_BCN_FILTER_CMDID,
  1372. .wow_add_wake_pattern_cmdid = WMI_10_2_WOW_ADD_WAKE_PATTERN_CMDID,
  1373. .wow_del_wake_pattern_cmdid = WMI_10_2_WOW_DEL_WAKE_PATTERN_CMDID,
  1374. .wow_enable_disable_wake_event_cmdid =
  1375. WMI_10_2_WOW_ENABLE_DISABLE_WAKE_EVENT_CMDID,
  1376. .wow_enable_cmdid = WMI_10_2_WOW_ENABLE_CMDID,
  1377. .wow_hostwakeup_from_sleep_cmdid =
  1378. WMI_10_2_WOW_HOSTWAKEUP_FROM_SLEEP_CMDID,
  1379. .rtt_measreq_cmdid = WMI_10_2_RTT_MEASREQ_CMDID,
  1380. .rtt_tsf_cmdid = WMI_10_2_RTT_TSF_CMDID,
  1381. .vdev_spectral_scan_configure_cmdid =
  1382. WMI_10_2_VDEV_SPECTRAL_SCAN_CONFIGURE_CMDID,
  1383. .vdev_spectral_scan_enable_cmdid =
  1384. WMI_10_2_VDEV_SPECTRAL_SCAN_ENABLE_CMDID,
  1385. .request_stats_cmdid = WMI_10_2_REQUEST_STATS_CMDID,
  1386. .set_arp_ns_offload_cmdid = WMI_CMD_UNSUPPORTED,
  1387. .network_list_offload_config_cmdid = WMI_CMD_UNSUPPORTED,
  1388. .gtk_offload_cmdid = WMI_CMD_UNSUPPORTED,
  1389. .csa_offload_enable_cmdid = WMI_CMD_UNSUPPORTED,
  1390. .csa_offload_chanswitch_cmdid = WMI_CMD_UNSUPPORTED,
  1391. .chatter_set_mode_cmdid = WMI_CMD_UNSUPPORTED,
  1392. .peer_tid_addba_cmdid = WMI_CMD_UNSUPPORTED,
  1393. .peer_tid_delba_cmdid = WMI_CMD_UNSUPPORTED,
  1394. .sta_dtim_ps_method_cmdid = WMI_CMD_UNSUPPORTED,
  1395. .sta_uapsd_auto_trig_cmdid = WMI_CMD_UNSUPPORTED,
  1396. .sta_keepalive_cmd = WMI_CMD_UNSUPPORTED,
  1397. .echo_cmdid = WMI_10_2_ECHO_CMDID,
  1398. .pdev_utf_cmdid = WMI_10_2_PDEV_UTF_CMDID,
  1399. .dbglog_cfg_cmdid = WMI_10_2_DBGLOG_CFG_CMDID,
  1400. .pdev_qvit_cmdid = WMI_10_2_PDEV_QVIT_CMDID,
  1401. .pdev_ftm_intg_cmdid = WMI_CMD_UNSUPPORTED,
  1402. .vdev_set_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1403. .vdev_get_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1404. .force_fw_hang_cmdid = WMI_CMD_UNSUPPORTED,
  1405. .gpio_config_cmdid = WMI_10_2_GPIO_CONFIG_CMDID,
  1406. .gpio_output_cmdid = WMI_10_2_GPIO_OUTPUT_CMDID,
  1407. .pdev_get_temperature_cmdid = WMI_CMD_UNSUPPORTED,
  1408. .pdev_enable_adaptive_cca_cmdid = WMI_CMD_UNSUPPORTED,
  1409. .scan_update_request_cmdid = WMI_CMD_UNSUPPORTED,
  1410. .vdev_standby_response_cmdid = WMI_CMD_UNSUPPORTED,
  1411. .vdev_resume_response_cmdid = WMI_CMD_UNSUPPORTED,
  1412. .wlan_peer_caching_add_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1413. .wlan_peer_caching_evict_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1414. .wlan_peer_caching_restore_peer_cmdid = WMI_CMD_UNSUPPORTED,
  1415. .wlan_peer_caching_print_all_peers_info_cmdid = WMI_CMD_UNSUPPORTED,
  1416. .peer_update_wds_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1417. .peer_add_proxy_sta_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1418. .rtt_keepalive_cmdid = WMI_CMD_UNSUPPORTED,
  1419. .oem_req_cmdid = WMI_CMD_UNSUPPORTED,
  1420. .nan_cmdid = WMI_CMD_UNSUPPORTED,
  1421. .vdev_ratemask_cmdid = WMI_CMD_UNSUPPORTED,
  1422. .qboost_cfg_cmdid = WMI_CMD_UNSUPPORTED,
  1423. .pdev_smart_ant_enable_cmdid = WMI_CMD_UNSUPPORTED,
  1424. .pdev_smart_ant_set_rx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  1425. .peer_smart_ant_set_tx_antenna_cmdid = WMI_CMD_UNSUPPORTED,
  1426. .peer_smart_ant_set_train_info_cmdid = WMI_CMD_UNSUPPORTED,
  1427. .peer_smart_ant_set_node_config_ops_cmdid = WMI_CMD_UNSUPPORTED,
  1428. .pdev_set_antenna_switch_table_cmdid = WMI_CMD_UNSUPPORTED,
  1429. .pdev_set_ctl_table_cmdid = WMI_CMD_UNSUPPORTED,
  1430. .pdev_set_mimogain_table_cmdid = WMI_CMD_UNSUPPORTED,
  1431. .pdev_ratepwr_table_cmdid = WMI_CMD_UNSUPPORTED,
  1432. .pdev_ratepwr_chainmsk_table_cmdid = WMI_CMD_UNSUPPORTED,
  1433. .pdev_fips_cmdid = WMI_CMD_UNSUPPORTED,
  1434. .tt_set_conf_cmdid = WMI_CMD_UNSUPPORTED,
  1435. .fwtest_cmdid = WMI_CMD_UNSUPPORTED,
  1436. .vdev_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  1437. .peer_atf_request_cmdid = WMI_CMD_UNSUPPORTED,
  1438. .pdev_get_ani_cck_config_cmdid = WMI_CMD_UNSUPPORTED,
  1439. .pdev_get_ani_ofdm_config_cmdid = WMI_CMD_UNSUPPORTED,
  1440. .pdev_reserve_ast_entry_cmdid = WMI_CMD_UNSUPPORTED,
  1441. };
  1442. static struct wmi_pdev_param_map wmi_10_4_pdev_param_map = {
  1443. .tx_chain_mask = WMI_10_4_PDEV_PARAM_TX_CHAIN_MASK,
  1444. .rx_chain_mask = WMI_10_4_PDEV_PARAM_RX_CHAIN_MASK,
  1445. .txpower_limit2g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT2G,
  1446. .txpower_limit5g = WMI_10_4_PDEV_PARAM_TXPOWER_LIMIT5G,
  1447. .txpower_scale = WMI_10_4_PDEV_PARAM_TXPOWER_SCALE,
  1448. .beacon_gen_mode = WMI_10_4_PDEV_PARAM_BEACON_GEN_MODE,
  1449. .beacon_tx_mode = WMI_10_4_PDEV_PARAM_BEACON_TX_MODE,
  1450. .resmgr_offchan_mode = WMI_10_4_PDEV_PARAM_RESMGR_OFFCHAN_MODE,
  1451. .protection_mode = WMI_10_4_PDEV_PARAM_PROTECTION_MODE,
  1452. .dynamic_bw = WMI_10_4_PDEV_PARAM_DYNAMIC_BW,
  1453. .non_agg_sw_retry_th = WMI_10_4_PDEV_PARAM_NON_AGG_SW_RETRY_TH,
  1454. .agg_sw_retry_th = WMI_10_4_PDEV_PARAM_AGG_SW_RETRY_TH,
  1455. .sta_kickout_th = WMI_10_4_PDEV_PARAM_STA_KICKOUT_TH,
  1456. .ac_aggrsize_scaling = WMI_10_4_PDEV_PARAM_AC_AGGRSIZE_SCALING,
  1457. .ltr_enable = WMI_10_4_PDEV_PARAM_LTR_ENABLE,
  1458. .ltr_ac_latency_be = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BE,
  1459. .ltr_ac_latency_bk = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_BK,
  1460. .ltr_ac_latency_vi = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VI,
  1461. .ltr_ac_latency_vo = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_VO,
  1462. .ltr_ac_latency_timeout = WMI_10_4_PDEV_PARAM_LTR_AC_LATENCY_TIMEOUT,
  1463. .ltr_sleep_override = WMI_10_4_PDEV_PARAM_LTR_SLEEP_OVERRIDE,
  1464. .ltr_rx_override = WMI_10_4_PDEV_PARAM_LTR_RX_OVERRIDE,
  1465. .ltr_tx_activity_timeout = WMI_10_4_PDEV_PARAM_LTR_TX_ACTIVITY_TIMEOUT,
  1466. .l1ss_enable = WMI_10_4_PDEV_PARAM_L1SS_ENABLE,
  1467. .dsleep_enable = WMI_10_4_PDEV_PARAM_DSLEEP_ENABLE,
  1468. .pcielp_txbuf_flush = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_FLUSH,
  1469. .pcielp_txbuf_watermark = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_WATERMARK,
  1470. .pcielp_txbuf_tmo_en = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_EN,
  1471. .pcielp_txbuf_tmo_value = WMI_10_4_PDEV_PARAM_PCIELP_TXBUF_TMO_VALUE,
  1472. .pdev_stats_update_period =
  1473. WMI_10_4_PDEV_PARAM_PDEV_STATS_UPDATE_PERIOD,
  1474. .vdev_stats_update_period =
  1475. WMI_10_4_PDEV_PARAM_VDEV_STATS_UPDATE_PERIOD,
  1476. .peer_stats_update_period =
  1477. WMI_10_4_PDEV_PARAM_PEER_STATS_UPDATE_PERIOD,
  1478. .bcnflt_stats_update_period =
  1479. WMI_10_4_PDEV_PARAM_BCNFLT_STATS_UPDATE_PERIOD,
  1480. .pmf_qos = WMI_10_4_PDEV_PARAM_PMF_QOS,
  1481. .arp_ac_override = WMI_10_4_PDEV_PARAM_ARP_AC_OVERRIDE,
  1482. .dcs = WMI_10_4_PDEV_PARAM_DCS,
  1483. .ani_enable = WMI_10_4_PDEV_PARAM_ANI_ENABLE,
  1484. .ani_poll_period = WMI_10_4_PDEV_PARAM_ANI_POLL_PERIOD,
  1485. .ani_listen_period = WMI_10_4_PDEV_PARAM_ANI_LISTEN_PERIOD,
  1486. .ani_ofdm_level = WMI_10_4_PDEV_PARAM_ANI_OFDM_LEVEL,
  1487. .ani_cck_level = WMI_10_4_PDEV_PARAM_ANI_CCK_LEVEL,
  1488. .dyntxchain = WMI_10_4_PDEV_PARAM_DYNTXCHAIN,
  1489. .proxy_sta = WMI_10_4_PDEV_PARAM_PROXY_STA,
  1490. .idle_ps_config = WMI_10_4_PDEV_PARAM_IDLE_PS_CONFIG,
  1491. .power_gating_sleep = WMI_10_4_PDEV_PARAM_POWER_GATING_SLEEP,
  1492. .fast_channel_reset = WMI_10_4_PDEV_PARAM_FAST_CHANNEL_RESET,
  1493. .burst_dur = WMI_10_4_PDEV_PARAM_BURST_DUR,
  1494. .burst_enable = WMI_10_4_PDEV_PARAM_BURST_ENABLE,
  1495. .cal_period = WMI_10_4_PDEV_PARAM_CAL_PERIOD,
  1496. .aggr_burst = WMI_10_4_PDEV_PARAM_AGGR_BURST,
  1497. .rx_decap_mode = WMI_10_4_PDEV_PARAM_RX_DECAP_MODE,
  1498. .smart_antenna_default_antenna =
  1499. WMI_10_4_PDEV_PARAM_SMART_ANTENNA_DEFAULT_ANTENNA,
  1500. .igmpmld_override = WMI_10_4_PDEV_PARAM_IGMPMLD_OVERRIDE,
  1501. .igmpmld_tid = WMI_10_4_PDEV_PARAM_IGMPMLD_TID,
  1502. .antenna_gain = WMI_10_4_PDEV_PARAM_ANTENNA_GAIN,
  1503. .rx_filter = WMI_10_4_PDEV_PARAM_RX_FILTER,
  1504. .set_mcast_to_ucast_tid = WMI_10_4_PDEV_SET_MCAST_TO_UCAST_TID,
  1505. .proxy_sta_mode = WMI_10_4_PDEV_PARAM_PROXY_STA_MODE,
  1506. .set_mcast2ucast_mode = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_MODE,
  1507. .set_mcast2ucast_buffer = WMI_10_4_PDEV_PARAM_SET_MCAST2UCAST_BUFFER,
  1508. .remove_mcast2ucast_buffer =
  1509. WMI_10_4_PDEV_PARAM_REMOVE_MCAST2UCAST_BUFFER,
  1510. .peer_sta_ps_statechg_enable =
  1511. WMI_10_4_PDEV_PEER_STA_PS_STATECHG_ENABLE,
  1512. .igmpmld_ac_override = WMI_10_4_PDEV_PARAM_IGMPMLD_AC_OVERRIDE,
  1513. .block_interbss = WMI_10_4_PDEV_PARAM_BLOCK_INTERBSS,
  1514. .set_disable_reset_cmdid = WMI_10_4_PDEV_PARAM_SET_DISABLE_RESET_CMDID,
  1515. .set_msdu_ttl_cmdid = WMI_10_4_PDEV_PARAM_SET_MSDU_TTL_CMDID,
  1516. .set_ppdu_duration_cmdid = WMI_10_4_PDEV_PARAM_SET_PPDU_DURATION_CMDID,
  1517. .txbf_sound_period_cmdid = WMI_10_4_PDEV_PARAM_TXBF_SOUND_PERIOD_CMDID,
  1518. .set_promisc_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_PROMISC_MODE_CMDID,
  1519. .set_burst_mode_cmdid = WMI_10_4_PDEV_PARAM_SET_BURST_MODE_CMDID,
  1520. .en_stats = WMI_10_4_PDEV_PARAM_EN_STATS,
  1521. .mu_group_policy = WMI_10_4_PDEV_PARAM_MU_GROUP_POLICY,
  1522. .noise_detection = WMI_10_4_PDEV_PARAM_NOISE_DETECTION,
  1523. .noise_threshold = WMI_10_4_PDEV_PARAM_NOISE_THRESHOLD,
  1524. .dpd_enable = WMI_10_4_PDEV_PARAM_DPD_ENABLE,
  1525. .set_mcast_bcast_echo = WMI_10_4_PDEV_PARAM_SET_MCAST_BCAST_ECHO,
  1526. .atf_strict_sch = WMI_10_4_PDEV_PARAM_ATF_STRICT_SCH,
  1527. .atf_sched_duration = WMI_10_4_PDEV_PARAM_ATF_SCHED_DURATION,
  1528. .ant_plzn = WMI_10_4_PDEV_PARAM_ANT_PLZN,
  1529. .mgmt_retry_limit = WMI_10_4_PDEV_PARAM_MGMT_RETRY_LIMIT,
  1530. .sensitivity_level = WMI_10_4_PDEV_PARAM_SENSITIVITY_LEVEL,
  1531. .signed_txpower_2g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_2G,
  1532. .signed_txpower_5g = WMI_10_4_PDEV_PARAM_SIGNED_TXPOWER_5G,
  1533. .enable_per_tid_amsdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMSDU,
  1534. .enable_per_tid_ampdu = WMI_10_4_PDEV_PARAM_ENABLE_PER_TID_AMPDU,
  1535. .cca_threshold = WMI_10_4_PDEV_PARAM_CCA_THRESHOLD,
  1536. .rts_fixed_rate = WMI_10_4_PDEV_PARAM_RTS_FIXED_RATE,
  1537. .pdev_reset = WMI_10_4_PDEV_PARAM_PDEV_RESET,
  1538. .wapi_mbssid_offset = WMI_10_4_PDEV_PARAM_WAPI_MBSSID_OFFSET,
  1539. .arp_srcaddr = WMI_10_4_PDEV_PARAM_ARP_SRCADDR,
  1540. .arp_dstaddr = WMI_10_4_PDEV_PARAM_ARP_DSTADDR,
  1541. .enable_btcoex = WMI_10_4_PDEV_PARAM_ENABLE_BTCOEX,
  1542. };
  1543. static const struct wmi_peer_flags_map wmi_peer_flags_map = {
  1544. .auth = WMI_PEER_AUTH,
  1545. .qos = WMI_PEER_QOS,
  1546. .need_ptk_4_way = WMI_PEER_NEED_PTK_4_WAY,
  1547. .need_gtk_2_way = WMI_PEER_NEED_GTK_2_WAY,
  1548. .apsd = WMI_PEER_APSD,
  1549. .ht = WMI_PEER_HT,
  1550. .bw40 = WMI_PEER_40MHZ,
  1551. .stbc = WMI_PEER_STBC,
  1552. .ldbc = WMI_PEER_LDPC,
  1553. .dyn_mimops = WMI_PEER_DYN_MIMOPS,
  1554. .static_mimops = WMI_PEER_STATIC_MIMOPS,
  1555. .spatial_mux = WMI_PEER_SPATIAL_MUX,
  1556. .vht = WMI_PEER_VHT,
  1557. .bw80 = WMI_PEER_80MHZ,
  1558. .vht_2g = WMI_PEER_VHT_2G,
  1559. .pmf = WMI_PEER_PMF,
  1560. };
  1561. static const struct wmi_peer_flags_map wmi_10x_peer_flags_map = {
  1562. .auth = WMI_10X_PEER_AUTH,
  1563. .qos = WMI_10X_PEER_QOS,
  1564. .need_ptk_4_way = WMI_10X_PEER_NEED_PTK_4_WAY,
  1565. .need_gtk_2_way = WMI_10X_PEER_NEED_GTK_2_WAY,
  1566. .apsd = WMI_10X_PEER_APSD,
  1567. .ht = WMI_10X_PEER_HT,
  1568. .bw40 = WMI_10X_PEER_40MHZ,
  1569. .stbc = WMI_10X_PEER_STBC,
  1570. .ldbc = WMI_10X_PEER_LDPC,
  1571. .dyn_mimops = WMI_10X_PEER_DYN_MIMOPS,
  1572. .static_mimops = WMI_10X_PEER_STATIC_MIMOPS,
  1573. .spatial_mux = WMI_10X_PEER_SPATIAL_MUX,
  1574. .vht = WMI_10X_PEER_VHT,
  1575. .bw80 = WMI_10X_PEER_80MHZ,
  1576. };
  1577. static const struct wmi_peer_flags_map wmi_10_2_peer_flags_map = {
  1578. .auth = WMI_10_2_PEER_AUTH,
  1579. .qos = WMI_10_2_PEER_QOS,
  1580. .need_ptk_4_way = WMI_10_2_PEER_NEED_PTK_4_WAY,
  1581. .need_gtk_2_way = WMI_10_2_PEER_NEED_GTK_2_WAY,
  1582. .apsd = WMI_10_2_PEER_APSD,
  1583. .ht = WMI_10_2_PEER_HT,
  1584. .bw40 = WMI_10_2_PEER_40MHZ,
  1585. .stbc = WMI_10_2_PEER_STBC,
  1586. .ldbc = WMI_10_2_PEER_LDPC,
  1587. .dyn_mimops = WMI_10_2_PEER_DYN_MIMOPS,
  1588. .static_mimops = WMI_10_2_PEER_STATIC_MIMOPS,
  1589. .spatial_mux = WMI_10_2_PEER_SPATIAL_MUX,
  1590. .vht = WMI_10_2_PEER_VHT,
  1591. .bw80 = WMI_10_2_PEER_80MHZ,
  1592. .vht_2g = WMI_10_2_PEER_VHT_2G,
  1593. .pmf = WMI_10_2_PEER_PMF,
  1594. };
  1595. void ath10k_wmi_put_wmi_channel(struct wmi_channel *ch,
  1596. const struct wmi_channel_arg *arg)
  1597. {
  1598. u32 flags = 0;
  1599. memset(ch, 0, sizeof(*ch));
  1600. if (arg->passive)
  1601. flags |= WMI_CHAN_FLAG_PASSIVE;
  1602. if (arg->allow_ibss)
  1603. flags |= WMI_CHAN_FLAG_ADHOC_ALLOWED;
  1604. if (arg->allow_ht)
  1605. flags |= WMI_CHAN_FLAG_ALLOW_HT;
  1606. if (arg->allow_vht)
  1607. flags |= WMI_CHAN_FLAG_ALLOW_VHT;
  1608. if (arg->ht40plus)
  1609. flags |= WMI_CHAN_FLAG_HT40_PLUS;
  1610. if (arg->chan_radar)
  1611. flags |= WMI_CHAN_FLAG_DFS;
  1612. ch->mhz = __cpu_to_le32(arg->freq);
  1613. ch->band_center_freq1 = __cpu_to_le32(arg->band_center_freq1);
  1614. ch->band_center_freq2 = 0;
  1615. ch->min_power = arg->min_power;
  1616. ch->max_power = arg->max_power;
  1617. ch->reg_power = arg->max_reg_power;
  1618. ch->antenna_max = arg->max_antenna_gain;
  1619. ch->max_tx_power = arg->max_power;
  1620. /* mode & flags share storage */
  1621. ch->mode = arg->mode;
  1622. ch->flags |= __cpu_to_le32(flags);
  1623. }
  1624. int ath10k_wmi_wait_for_service_ready(struct ath10k *ar)
  1625. {
  1626. unsigned long time_left;
  1627. time_left = wait_for_completion_timeout(&ar->wmi.service_ready,
  1628. WMI_SERVICE_READY_TIMEOUT_HZ);
  1629. if (!time_left)
  1630. return -ETIMEDOUT;
  1631. return 0;
  1632. }
  1633. int ath10k_wmi_wait_for_unified_ready(struct ath10k *ar)
  1634. {
  1635. unsigned long time_left;
  1636. time_left = wait_for_completion_timeout(&ar->wmi.unified_ready,
  1637. WMI_UNIFIED_READY_TIMEOUT_HZ);
  1638. if (!time_left)
  1639. return -ETIMEDOUT;
  1640. return 0;
  1641. }
  1642. struct sk_buff *ath10k_wmi_alloc_skb(struct ath10k *ar, u32 len)
  1643. {
  1644. struct sk_buff *skb;
  1645. u32 round_len = roundup(len, 4);
  1646. skb = ath10k_htc_alloc_skb(ar, WMI_SKB_HEADROOM + round_len);
  1647. if (!skb)
  1648. return NULL;
  1649. skb_reserve(skb, WMI_SKB_HEADROOM);
  1650. if (!IS_ALIGNED((unsigned long)skb->data, 4))
  1651. ath10k_warn(ar, "Unaligned WMI skb\n");
  1652. skb_put(skb, round_len);
  1653. memset(skb->data, 0, round_len);
  1654. return skb;
  1655. }
  1656. static void ath10k_wmi_htc_tx_complete(struct ath10k *ar, struct sk_buff *skb)
  1657. {
  1658. dev_kfree_skb(skb);
  1659. }
  1660. int ath10k_wmi_cmd_send_nowait(struct ath10k *ar, struct sk_buff *skb,
  1661. u32 cmd_id)
  1662. {
  1663. struct ath10k_skb_cb *skb_cb = ATH10K_SKB_CB(skb);
  1664. struct wmi_cmd_hdr *cmd_hdr;
  1665. int ret;
  1666. u32 cmd = 0;
  1667. if (skb_push(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  1668. return -ENOMEM;
  1669. cmd |= SM(cmd_id, WMI_CMD_HDR_CMD_ID);
  1670. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  1671. cmd_hdr->cmd_id = __cpu_to_le32(cmd);
  1672. memset(skb_cb, 0, sizeof(*skb_cb));
  1673. ret = ath10k_htc_send(&ar->htc, ar->wmi.eid, skb);
  1674. trace_ath10k_wmi_cmd(ar, cmd_id, skb->data, skb->len, ret);
  1675. if (ret)
  1676. goto err_pull;
  1677. return 0;
  1678. err_pull:
  1679. skb_pull(skb, sizeof(struct wmi_cmd_hdr));
  1680. return ret;
  1681. }
  1682. static void ath10k_wmi_tx_beacon_nowait(struct ath10k_vif *arvif)
  1683. {
  1684. struct ath10k *ar = arvif->ar;
  1685. struct ath10k_skb_cb *cb;
  1686. struct sk_buff *bcn;
  1687. bool dtim_zero;
  1688. bool deliver_cab;
  1689. int ret;
  1690. spin_lock_bh(&ar->data_lock);
  1691. bcn = arvif->beacon;
  1692. if (!bcn)
  1693. goto unlock;
  1694. cb = ATH10K_SKB_CB(bcn);
  1695. switch (arvif->beacon_state) {
  1696. case ATH10K_BEACON_SENDING:
  1697. case ATH10K_BEACON_SENT:
  1698. break;
  1699. case ATH10K_BEACON_SCHEDULED:
  1700. arvif->beacon_state = ATH10K_BEACON_SENDING;
  1701. spin_unlock_bh(&ar->data_lock);
  1702. dtim_zero = !!(cb->flags & ATH10K_SKB_F_DTIM_ZERO);
  1703. deliver_cab = !!(cb->flags & ATH10K_SKB_F_DELIVER_CAB);
  1704. ret = ath10k_wmi_beacon_send_ref_nowait(arvif->ar,
  1705. arvif->vdev_id,
  1706. bcn->data, bcn->len,
  1707. cb->paddr,
  1708. dtim_zero,
  1709. deliver_cab);
  1710. spin_lock_bh(&ar->data_lock);
  1711. if (ret == 0)
  1712. arvif->beacon_state = ATH10K_BEACON_SENT;
  1713. else
  1714. arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
  1715. }
  1716. unlock:
  1717. spin_unlock_bh(&ar->data_lock);
  1718. }
  1719. static void ath10k_wmi_tx_beacons_iter(void *data, u8 *mac,
  1720. struct ieee80211_vif *vif)
  1721. {
  1722. struct ath10k_vif *arvif = ath10k_vif_to_arvif(vif);
  1723. ath10k_wmi_tx_beacon_nowait(arvif);
  1724. }
  1725. static void ath10k_wmi_tx_beacons_nowait(struct ath10k *ar)
  1726. {
  1727. ieee80211_iterate_active_interfaces_atomic(ar->hw,
  1728. IEEE80211_IFACE_ITER_NORMAL,
  1729. ath10k_wmi_tx_beacons_iter,
  1730. NULL);
  1731. }
  1732. static void ath10k_wmi_op_ep_tx_credits(struct ath10k *ar)
  1733. {
  1734. /* try to send pending beacons first. they take priority */
  1735. ath10k_wmi_tx_beacons_nowait(ar);
  1736. wake_up(&ar->wmi.tx_credits_wq);
  1737. }
  1738. int ath10k_wmi_cmd_send(struct ath10k *ar, struct sk_buff *skb, u32 cmd_id)
  1739. {
  1740. int ret = -EOPNOTSUPP;
  1741. might_sleep();
  1742. if (cmd_id == WMI_CMD_UNSUPPORTED) {
  1743. ath10k_warn(ar, "wmi command %d is not supported by firmware\n",
  1744. cmd_id);
  1745. return ret;
  1746. }
  1747. wait_event_timeout(ar->wmi.tx_credits_wq, ({
  1748. /* try to send pending beacons first. they take priority */
  1749. ath10k_wmi_tx_beacons_nowait(ar);
  1750. ret = ath10k_wmi_cmd_send_nowait(ar, skb, cmd_id);
  1751. if (ret && test_bit(ATH10K_FLAG_CRASH_FLUSH, &ar->dev_flags))
  1752. ret = -ESHUTDOWN;
  1753. (ret != -EAGAIN);
  1754. }), 3 * HZ);
  1755. if (ret)
  1756. dev_kfree_skb_any(skb);
  1757. return ret;
  1758. }
  1759. static struct sk_buff *
  1760. ath10k_wmi_op_gen_mgmt_tx(struct ath10k *ar, struct sk_buff *msdu)
  1761. {
  1762. struct ath10k_skb_cb *cb = ATH10K_SKB_CB(msdu);
  1763. struct ath10k_vif *arvif;
  1764. struct wmi_mgmt_tx_cmd *cmd;
  1765. struct ieee80211_hdr *hdr;
  1766. struct sk_buff *skb;
  1767. int len;
  1768. u32 vdev_id;
  1769. u32 buf_len = msdu->len;
  1770. u16 fc;
  1771. hdr = (struct ieee80211_hdr *)msdu->data;
  1772. fc = le16_to_cpu(hdr->frame_control);
  1773. if (cb->vif) {
  1774. arvif = (void *)cb->vif->drv_priv;
  1775. vdev_id = arvif->vdev_id;
  1776. } else {
  1777. vdev_id = 0;
  1778. }
  1779. if (WARN_ON_ONCE(!ieee80211_is_mgmt(hdr->frame_control)))
  1780. return ERR_PTR(-EINVAL);
  1781. len = sizeof(cmd->hdr) + msdu->len;
  1782. if ((ieee80211_is_action(hdr->frame_control) ||
  1783. ieee80211_is_deauth(hdr->frame_control) ||
  1784. ieee80211_is_disassoc(hdr->frame_control)) &&
  1785. ieee80211_has_protected(hdr->frame_control)) {
  1786. len += IEEE80211_CCMP_MIC_LEN;
  1787. buf_len += IEEE80211_CCMP_MIC_LEN;
  1788. }
  1789. len = round_up(len, 4);
  1790. skb = ath10k_wmi_alloc_skb(ar, len);
  1791. if (!skb)
  1792. return ERR_PTR(-ENOMEM);
  1793. cmd = (struct wmi_mgmt_tx_cmd *)skb->data;
  1794. cmd->hdr.vdev_id = __cpu_to_le32(vdev_id);
  1795. cmd->hdr.tx_rate = 0;
  1796. cmd->hdr.tx_power = 0;
  1797. cmd->hdr.buf_len = __cpu_to_le32(buf_len);
  1798. ether_addr_copy(cmd->hdr.peer_macaddr.addr, ieee80211_get_DA(hdr));
  1799. memcpy(cmd->buf, msdu->data, msdu->len);
  1800. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi mgmt tx skb %pK len %d ftype %02x stype %02x\n",
  1801. msdu, skb->len, fc & IEEE80211_FCTL_FTYPE,
  1802. fc & IEEE80211_FCTL_STYPE);
  1803. trace_ath10k_tx_hdr(ar, skb->data, skb->len);
  1804. trace_ath10k_tx_payload(ar, skb->data, skb->len);
  1805. return skb;
  1806. }
  1807. static void ath10k_wmi_event_scan_started(struct ath10k *ar)
  1808. {
  1809. lockdep_assert_held(&ar->data_lock);
  1810. switch (ar->scan.state) {
  1811. case ATH10K_SCAN_IDLE:
  1812. case ATH10K_SCAN_RUNNING:
  1813. case ATH10K_SCAN_ABORTING:
  1814. ath10k_warn(ar, "received scan started event in an invalid scan state: %s (%d)\n",
  1815. ath10k_scan_state_str(ar->scan.state),
  1816. ar->scan.state);
  1817. break;
  1818. case ATH10K_SCAN_STARTING:
  1819. ar->scan.state = ATH10K_SCAN_RUNNING;
  1820. if (ar->scan.is_roc)
  1821. ieee80211_ready_on_channel(ar->hw);
  1822. complete(&ar->scan.started);
  1823. break;
  1824. }
  1825. }
  1826. static void ath10k_wmi_event_scan_start_failed(struct ath10k *ar)
  1827. {
  1828. lockdep_assert_held(&ar->data_lock);
  1829. switch (ar->scan.state) {
  1830. case ATH10K_SCAN_IDLE:
  1831. case ATH10K_SCAN_RUNNING:
  1832. case ATH10K_SCAN_ABORTING:
  1833. ath10k_warn(ar, "received scan start failed event in an invalid scan state: %s (%d)\n",
  1834. ath10k_scan_state_str(ar->scan.state),
  1835. ar->scan.state);
  1836. break;
  1837. case ATH10K_SCAN_STARTING:
  1838. complete(&ar->scan.started);
  1839. __ath10k_scan_finish(ar);
  1840. break;
  1841. }
  1842. }
  1843. static void ath10k_wmi_event_scan_completed(struct ath10k *ar)
  1844. {
  1845. lockdep_assert_held(&ar->data_lock);
  1846. switch (ar->scan.state) {
  1847. case ATH10K_SCAN_IDLE:
  1848. case ATH10K_SCAN_STARTING:
  1849. /* One suspected reason scan can be completed while starting is
  1850. * if firmware fails to deliver all scan events to the host,
  1851. * e.g. when transport pipe is full. This has been observed
  1852. * with spectral scan phyerr events starving wmi transport
  1853. * pipe. In such case the "scan completed" event should be (and
  1854. * is) ignored by the host as it may be just firmware's scan
  1855. * state machine recovering.
  1856. */
  1857. ath10k_warn(ar, "received scan completed event in an invalid scan state: %s (%d)\n",
  1858. ath10k_scan_state_str(ar->scan.state),
  1859. ar->scan.state);
  1860. break;
  1861. case ATH10K_SCAN_RUNNING:
  1862. case ATH10K_SCAN_ABORTING:
  1863. __ath10k_scan_finish(ar);
  1864. break;
  1865. }
  1866. }
  1867. static void ath10k_wmi_event_scan_bss_chan(struct ath10k *ar)
  1868. {
  1869. lockdep_assert_held(&ar->data_lock);
  1870. switch (ar->scan.state) {
  1871. case ATH10K_SCAN_IDLE:
  1872. case ATH10K_SCAN_STARTING:
  1873. ath10k_warn(ar, "received scan bss chan event in an invalid scan state: %s (%d)\n",
  1874. ath10k_scan_state_str(ar->scan.state),
  1875. ar->scan.state);
  1876. break;
  1877. case ATH10K_SCAN_RUNNING:
  1878. case ATH10K_SCAN_ABORTING:
  1879. ar->scan_channel = NULL;
  1880. break;
  1881. }
  1882. }
  1883. static void ath10k_wmi_event_scan_foreign_chan(struct ath10k *ar, u32 freq)
  1884. {
  1885. lockdep_assert_held(&ar->data_lock);
  1886. switch (ar->scan.state) {
  1887. case ATH10K_SCAN_IDLE:
  1888. case ATH10K_SCAN_STARTING:
  1889. ath10k_warn(ar, "received scan foreign chan event in an invalid scan state: %s (%d)\n",
  1890. ath10k_scan_state_str(ar->scan.state),
  1891. ar->scan.state);
  1892. break;
  1893. case ATH10K_SCAN_RUNNING:
  1894. case ATH10K_SCAN_ABORTING:
  1895. ar->scan_channel = ieee80211_get_channel(ar->hw->wiphy, freq);
  1896. if (ar->scan.is_roc && ar->scan.roc_freq == freq)
  1897. complete(&ar->scan.on_channel);
  1898. break;
  1899. }
  1900. }
  1901. static const char *
  1902. ath10k_wmi_event_scan_type_str(enum wmi_scan_event_type type,
  1903. enum wmi_scan_completion_reason reason)
  1904. {
  1905. switch (type) {
  1906. case WMI_SCAN_EVENT_STARTED:
  1907. return "started";
  1908. case WMI_SCAN_EVENT_COMPLETED:
  1909. switch (reason) {
  1910. case WMI_SCAN_REASON_COMPLETED:
  1911. return "completed";
  1912. case WMI_SCAN_REASON_CANCELLED:
  1913. return "completed [cancelled]";
  1914. case WMI_SCAN_REASON_PREEMPTED:
  1915. return "completed [preempted]";
  1916. case WMI_SCAN_REASON_TIMEDOUT:
  1917. return "completed [timedout]";
  1918. case WMI_SCAN_REASON_INTERNAL_FAILURE:
  1919. return "completed [internal err]";
  1920. case WMI_SCAN_REASON_MAX:
  1921. break;
  1922. }
  1923. return "completed [unknown]";
  1924. case WMI_SCAN_EVENT_BSS_CHANNEL:
  1925. return "bss channel";
  1926. case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
  1927. return "foreign channel";
  1928. case WMI_SCAN_EVENT_DEQUEUED:
  1929. return "dequeued";
  1930. case WMI_SCAN_EVENT_PREEMPTED:
  1931. return "preempted";
  1932. case WMI_SCAN_EVENT_START_FAILED:
  1933. return "start failed";
  1934. case WMI_SCAN_EVENT_RESTARTED:
  1935. return "restarted";
  1936. case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
  1937. return "foreign channel exit";
  1938. default:
  1939. return "unknown";
  1940. }
  1941. }
  1942. static int ath10k_wmi_op_pull_scan_ev(struct ath10k *ar, struct sk_buff *skb,
  1943. struct wmi_scan_ev_arg *arg)
  1944. {
  1945. struct wmi_scan_event *ev = (void *)skb->data;
  1946. if (skb->len < sizeof(*ev))
  1947. return -EPROTO;
  1948. skb_pull(skb, sizeof(*ev));
  1949. arg->event_type = ev->event_type;
  1950. arg->reason = ev->reason;
  1951. arg->channel_freq = ev->channel_freq;
  1952. arg->scan_req_id = ev->scan_req_id;
  1953. arg->scan_id = ev->scan_id;
  1954. arg->vdev_id = ev->vdev_id;
  1955. return 0;
  1956. }
  1957. int ath10k_wmi_event_scan(struct ath10k *ar, struct sk_buff *skb)
  1958. {
  1959. struct wmi_scan_ev_arg arg = {};
  1960. enum wmi_scan_event_type event_type;
  1961. enum wmi_scan_completion_reason reason;
  1962. u32 freq;
  1963. u32 req_id;
  1964. u32 scan_id;
  1965. u32 vdev_id;
  1966. int ret;
  1967. ret = ath10k_wmi_pull_scan(ar, skb, &arg);
  1968. if (ret) {
  1969. ath10k_warn(ar, "failed to parse scan event: %d\n", ret);
  1970. return ret;
  1971. }
  1972. event_type = __le32_to_cpu(arg.event_type);
  1973. reason = __le32_to_cpu(arg.reason);
  1974. freq = __le32_to_cpu(arg.channel_freq);
  1975. req_id = __le32_to_cpu(arg.scan_req_id);
  1976. scan_id = __le32_to_cpu(arg.scan_id);
  1977. vdev_id = __le32_to_cpu(arg.vdev_id);
  1978. spin_lock_bh(&ar->data_lock);
  1979. ath10k_dbg(ar, ATH10K_DBG_WMI,
  1980. "scan event %s type %d reason %d freq %d req_id %d scan_id %d vdev_id %d state %s (%d)\n",
  1981. ath10k_wmi_event_scan_type_str(event_type, reason),
  1982. event_type, reason, freq, req_id, scan_id, vdev_id,
  1983. ath10k_scan_state_str(ar->scan.state), ar->scan.state);
  1984. switch (event_type) {
  1985. case WMI_SCAN_EVENT_STARTED:
  1986. ath10k_wmi_event_scan_started(ar);
  1987. break;
  1988. case WMI_SCAN_EVENT_COMPLETED:
  1989. ath10k_wmi_event_scan_completed(ar);
  1990. break;
  1991. case WMI_SCAN_EVENT_BSS_CHANNEL:
  1992. ath10k_wmi_event_scan_bss_chan(ar);
  1993. break;
  1994. case WMI_SCAN_EVENT_FOREIGN_CHANNEL:
  1995. ath10k_wmi_event_scan_foreign_chan(ar, freq);
  1996. break;
  1997. case WMI_SCAN_EVENT_START_FAILED:
  1998. ath10k_warn(ar, "received scan start failure event\n");
  1999. ath10k_wmi_event_scan_start_failed(ar);
  2000. break;
  2001. case WMI_SCAN_EVENT_DEQUEUED:
  2002. case WMI_SCAN_EVENT_PREEMPTED:
  2003. case WMI_SCAN_EVENT_RESTARTED:
  2004. case WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT:
  2005. default:
  2006. break;
  2007. }
  2008. spin_unlock_bh(&ar->data_lock);
  2009. return 0;
  2010. }
  2011. /* If keys are configured, HW decrypts all frames
  2012. * with protected bit set. Mark such frames as decrypted.
  2013. */
  2014. static void ath10k_wmi_handle_wep_reauth(struct ath10k *ar,
  2015. struct sk_buff *skb,
  2016. struct ieee80211_rx_status *status)
  2017. {
  2018. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)skb->data;
  2019. unsigned int hdrlen;
  2020. bool peer_key;
  2021. u8 *addr, keyidx;
  2022. if (!ieee80211_is_auth(hdr->frame_control) ||
  2023. !ieee80211_has_protected(hdr->frame_control))
  2024. return;
  2025. hdrlen = ieee80211_hdrlen(hdr->frame_control);
  2026. if (skb->len < (hdrlen + IEEE80211_WEP_IV_LEN))
  2027. return;
  2028. keyidx = skb->data[hdrlen + (IEEE80211_WEP_IV_LEN - 1)] >> WEP_KEYID_SHIFT;
  2029. addr = ieee80211_get_SA(hdr);
  2030. spin_lock_bh(&ar->data_lock);
  2031. peer_key = ath10k_mac_is_peer_wep_key_set(ar, addr, keyidx);
  2032. spin_unlock_bh(&ar->data_lock);
  2033. if (peer_key) {
  2034. ath10k_dbg(ar, ATH10K_DBG_MAC,
  2035. "mac wep key present for peer %pM\n", addr);
  2036. status->flag |= RX_FLAG_DECRYPTED;
  2037. }
  2038. }
  2039. static int ath10k_wmi_op_pull_mgmt_rx_ev(struct ath10k *ar, struct sk_buff *skb,
  2040. struct wmi_mgmt_rx_ev_arg *arg)
  2041. {
  2042. struct wmi_mgmt_rx_event_v1 *ev_v1;
  2043. struct wmi_mgmt_rx_event_v2 *ev_v2;
  2044. struct wmi_mgmt_rx_hdr_v1 *ev_hdr;
  2045. struct wmi_mgmt_rx_ext_info *ext_info;
  2046. size_t pull_len;
  2047. u32 msdu_len;
  2048. u32 len;
  2049. if (test_bit(ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX,
  2050. ar->running_fw->fw_file.fw_features)) {
  2051. ev_v2 = (struct wmi_mgmt_rx_event_v2 *)skb->data;
  2052. ev_hdr = &ev_v2->hdr.v1;
  2053. pull_len = sizeof(*ev_v2);
  2054. } else {
  2055. ev_v1 = (struct wmi_mgmt_rx_event_v1 *)skb->data;
  2056. ev_hdr = &ev_v1->hdr;
  2057. pull_len = sizeof(*ev_v1);
  2058. }
  2059. if (skb->len < pull_len)
  2060. return -EPROTO;
  2061. skb_pull(skb, pull_len);
  2062. arg->channel = ev_hdr->channel;
  2063. arg->buf_len = ev_hdr->buf_len;
  2064. arg->status = ev_hdr->status;
  2065. arg->snr = ev_hdr->snr;
  2066. arg->phy_mode = ev_hdr->phy_mode;
  2067. arg->rate = ev_hdr->rate;
  2068. msdu_len = __le32_to_cpu(arg->buf_len);
  2069. if (skb->len < msdu_len)
  2070. return -EPROTO;
  2071. if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
  2072. len = ALIGN(le32_to_cpu(arg->buf_len), 4);
  2073. ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
  2074. memcpy(&arg->ext_info, ext_info,
  2075. sizeof(struct wmi_mgmt_rx_ext_info));
  2076. }
  2077. /* the WMI buffer might've ended up being padded to 4 bytes due to HTC
  2078. * trailer with credit update. Trim the excess garbage.
  2079. */
  2080. skb_trim(skb, msdu_len);
  2081. return 0;
  2082. }
  2083. static int ath10k_wmi_10_4_op_pull_mgmt_rx_ev(struct ath10k *ar,
  2084. struct sk_buff *skb,
  2085. struct wmi_mgmt_rx_ev_arg *arg)
  2086. {
  2087. struct wmi_10_4_mgmt_rx_event *ev;
  2088. struct wmi_10_4_mgmt_rx_hdr *ev_hdr;
  2089. size_t pull_len;
  2090. u32 msdu_len;
  2091. struct wmi_mgmt_rx_ext_info *ext_info;
  2092. u32 len;
  2093. ev = (struct wmi_10_4_mgmt_rx_event *)skb->data;
  2094. ev_hdr = &ev->hdr;
  2095. pull_len = sizeof(*ev);
  2096. if (skb->len < pull_len)
  2097. return -EPROTO;
  2098. skb_pull(skb, pull_len);
  2099. arg->channel = ev_hdr->channel;
  2100. arg->buf_len = ev_hdr->buf_len;
  2101. arg->status = ev_hdr->status;
  2102. arg->snr = ev_hdr->snr;
  2103. arg->phy_mode = ev_hdr->phy_mode;
  2104. arg->rate = ev_hdr->rate;
  2105. msdu_len = __le32_to_cpu(arg->buf_len);
  2106. if (skb->len < msdu_len)
  2107. return -EPROTO;
  2108. if (le32_to_cpu(arg->status) & WMI_RX_STATUS_EXT_INFO) {
  2109. len = ALIGN(le32_to_cpu(arg->buf_len), 4);
  2110. ext_info = (struct wmi_mgmt_rx_ext_info *)(skb->data + len);
  2111. memcpy(&arg->ext_info, ext_info,
  2112. sizeof(struct wmi_mgmt_rx_ext_info));
  2113. }
  2114. /* Make sure bytes added for padding are removed. */
  2115. skb_trim(skb, msdu_len);
  2116. return 0;
  2117. }
  2118. static bool ath10k_wmi_rx_is_decrypted(struct ath10k *ar,
  2119. struct ieee80211_hdr *hdr)
  2120. {
  2121. if (!ieee80211_has_protected(hdr->frame_control))
  2122. return false;
  2123. /* FW delivers WEP Shared Auth frame with Protected Bit set and
  2124. * encrypted payload. However in case of PMF it delivers decrypted
  2125. * frames with Protected Bit set.
  2126. */
  2127. if (ieee80211_is_auth(hdr->frame_control))
  2128. return false;
  2129. /* qca99x0 based FW delivers broadcast or multicast management frames
  2130. * (ex: group privacy action frames in mesh) as encrypted payload.
  2131. */
  2132. if (is_multicast_ether_addr(ieee80211_get_DA(hdr)) &&
  2133. ar->hw_params.sw_decrypt_mcast_mgmt)
  2134. return false;
  2135. return true;
  2136. }
  2137. int ath10k_wmi_event_mgmt_rx(struct ath10k *ar, struct sk_buff *skb)
  2138. {
  2139. struct wmi_mgmt_rx_ev_arg arg = {};
  2140. struct ieee80211_rx_status *status = IEEE80211_SKB_RXCB(skb);
  2141. struct ieee80211_hdr *hdr;
  2142. struct ieee80211_supported_band *sband;
  2143. u32 rx_status;
  2144. u32 channel;
  2145. u32 phy_mode;
  2146. u32 snr;
  2147. u32 rate;
  2148. u32 buf_len;
  2149. u16 fc;
  2150. int ret;
  2151. ret = ath10k_wmi_pull_mgmt_rx(ar, skb, &arg);
  2152. if (ret) {
  2153. ath10k_warn(ar, "failed to parse mgmt rx event: %d\n", ret);
  2154. dev_kfree_skb(skb);
  2155. return ret;
  2156. }
  2157. channel = __le32_to_cpu(arg.channel);
  2158. buf_len = __le32_to_cpu(arg.buf_len);
  2159. rx_status = __le32_to_cpu(arg.status);
  2160. snr = __le32_to_cpu(arg.snr);
  2161. phy_mode = __le32_to_cpu(arg.phy_mode);
  2162. rate = __le32_to_cpu(arg.rate);
  2163. memset(status, 0, sizeof(*status));
  2164. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2165. "event mgmt rx status %08x\n", rx_status);
  2166. if ((test_bit(ATH10K_CAC_RUNNING, &ar->dev_flags)) ||
  2167. (rx_status & (WMI_RX_STATUS_ERR_DECRYPT |
  2168. WMI_RX_STATUS_ERR_KEY_CACHE_MISS | WMI_RX_STATUS_ERR_CRC))) {
  2169. dev_kfree_skb(skb);
  2170. return 0;
  2171. }
  2172. if (rx_status & WMI_RX_STATUS_ERR_MIC)
  2173. status->flag |= RX_FLAG_MMIC_ERROR;
  2174. if (rx_status & WMI_RX_STATUS_EXT_INFO) {
  2175. status->mactime =
  2176. __le64_to_cpu(arg.ext_info.rx_mac_timestamp);
  2177. status->flag |= RX_FLAG_MACTIME_END;
  2178. }
  2179. /* Hardware can Rx CCK rates on 5GHz. In that case phy_mode is set to
  2180. * MODE_11B. This means phy_mode is not a reliable source for the band
  2181. * of mgmt rx.
  2182. */
  2183. if (channel >= 1 && channel <= 14) {
  2184. status->band = NL80211_BAND_2GHZ;
  2185. } else if (channel >= 36 && channel <= 165) {
  2186. status->band = NL80211_BAND_5GHZ;
  2187. } else {
  2188. /* Shouldn't happen unless list of advertised channels to
  2189. * mac80211 has been changed.
  2190. */
  2191. WARN_ON_ONCE(1);
  2192. dev_kfree_skb(skb);
  2193. return 0;
  2194. }
  2195. if (phy_mode == MODE_11B && status->band == NL80211_BAND_5GHZ)
  2196. ath10k_dbg(ar, ATH10K_DBG_MGMT, "wmi mgmt rx 11b (CCK) on 5GHz\n");
  2197. sband = &ar->mac.sbands[status->band];
  2198. status->freq = ieee80211_channel_to_frequency(channel, status->band);
  2199. status->signal = snr + ATH10K_DEFAULT_NOISE_FLOOR;
  2200. status->rate_idx = ath10k_mac_bitrate_to_idx(sband, rate / 100);
  2201. hdr = (struct ieee80211_hdr *)skb->data;
  2202. fc = le16_to_cpu(hdr->frame_control);
  2203. /* Firmware is guaranteed to report all essential management frames via
  2204. * WMI while it can deliver some extra via HTT. Since there can be
  2205. * duplicates split the reporting wrt monitor/sniffing.
  2206. */
  2207. status->flag |= RX_FLAG_SKIP_MONITOR;
  2208. ath10k_wmi_handle_wep_reauth(ar, skb, status);
  2209. if (ath10k_wmi_rx_is_decrypted(ar, hdr)) {
  2210. status->flag |= RX_FLAG_DECRYPTED;
  2211. if (!ieee80211_is_action(hdr->frame_control) &&
  2212. !ieee80211_is_deauth(hdr->frame_control) &&
  2213. !ieee80211_is_disassoc(hdr->frame_control)) {
  2214. status->flag |= RX_FLAG_IV_STRIPPED |
  2215. RX_FLAG_MMIC_STRIPPED;
  2216. hdr->frame_control = __cpu_to_le16(fc &
  2217. ~IEEE80211_FCTL_PROTECTED);
  2218. }
  2219. }
  2220. if (ieee80211_is_beacon(hdr->frame_control))
  2221. ath10k_mac_handle_beacon(ar, skb);
  2222. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2223. "event mgmt rx skb %pK len %d ftype %02x stype %02x\n",
  2224. skb, skb->len,
  2225. fc & IEEE80211_FCTL_FTYPE, fc & IEEE80211_FCTL_STYPE);
  2226. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  2227. "event mgmt rx freq %d band %d snr %d, rate_idx %d\n",
  2228. status->freq, status->band, status->signal,
  2229. status->rate_idx);
  2230. ieee80211_rx(ar->hw, skb);
  2231. return 0;
  2232. }
  2233. static int freq_to_idx(struct ath10k *ar, int freq)
  2234. {
  2235. struct ieee80211_supported_band *sband;
  2236. int band, ch, idx = 0;
  2237. for (band = NL80211_BAND_2GHZ; band < NUM_NL80211_BANDS; band++) {
  2238. sband = ar->hw->wiphy->bands[band];
  2239. if (!sband)
  2240. continue;
  2241. for (ch = 0; ch < sband->n_channels; ch++, idx++)
  2242. if (sband->channels[ch].center_freq == freq)
  2243. goto exit;
  2244. }
  2245. exit:
  2246. return idx;
  2247. }
  2248. static int ath10k_wmi_op_pull_ch_info_ev(struct ath10k *ar, struct sk_buff *skb,
  2249. struct wmi_ch_info_ev_arg *arg)
  2250. {
  2251. struct wmi_chan_info_event *ev = (void *)skb->data;
  2252. if (skb->len < sizeof(*ev))
  2253. return -EPROTO;
  2254. skb_pull(skb, sizeof(*ev));
  2255. arg->err_code = ev->err_code;
  2256. arg->freq = ev->freq;
  2257. arg->cmd_flags = ev->cmd_flags;
  2258. arg->noise_floor = ev->noise_floor;
  2259. arg->rx_clear_count = ev->rx_clear_count;
  2260. arg->cycle_count = ev->cycle_count;
  2261. return 0;
  2262. }
  2263. static int ath10k_wmi_10_4_op_pull_ch_info_ev(struct ath10k *ar,
  2264. struct sk_buff *skb,
  2265. struct wmi_ch_info_ev_arg *arg)
  2266. {
  2267. struct wmi_10_4_chan_info_event *ev = (void *)skb->data;
  2268. if (skb->len < sizeof(*ev))
  2269. return -EPROTO;
  2270. skb_pull(skb, sizeof(*ev));
  2271. arg->err_code = ev->err_code;
  2272. arg->freq = ev->freq;
  2273. arg->cmd_flags = ev->cmd_flags;
  2274. arg->noise_floor = ev->noise_floor;
  2275. arg->rx_clear_count = ev->rx_clear_count;
  2276. arg->cycle_count = ev->cycle_count;
  2277. arg->chan_tx_pwr_range = ev->chan_tx_pwr_range;
  2278. arg->chan_tx_pwr_tp = ev->chan_tx_pwr_tp;
  2279. arg->rx_frame_count = ev->rx_frame_count;
  2280. return 0;
  2281. }
  2282. void ath10k_wmi_event_chan_info(struct ath10k *ar, struct sk_buff *skb)
  2283. {
  2284. struct wmi_ch_info_ev_arg arg = {};
  2285. struct survey_info *survey;
  2286. u32 err_code, freq, cmd_flags, noise_floor, rx_clear_count, cycle_count;
  2287. int idx, ret;
  2288. ret = ath10k_wmi_pull_ch_info(ar, skb, &arg);
  2289. if (ret) {
  2290. ath10k_warn(ar, "failed to parse chan info event: %d\n", ret);
  2291. return;
  2292. }
  2293. err_code = __le32_to_cpu(arg.err_code);
  2294. freq = __le32_to_cpu(arg.freq);
  2295. cmd_flags = __le32_to_cpu(arg.cmd_flags);
  2296. noise_floor = __le32_to_cpu(arg.noise_floor);
  2297. rx_clear_count = __le32_to_cpu(arg.rx_clear_count);
  2298. cycle_count = __le32_to_cpu(arg.cycle_count);
  2299. ath10k_dbg(ar, ATH10K_DBG_WMI,
  2300. "chan info err_code %d freq %d cmd_flags %d noise_floor %d rx_clear_count %d cycle_count %d\n",
  2301. err_code, freq, cmd_flags, noise_floor, rx_clear_count,
  2302. cycle_count);
  2303. spin_lock_bh(&ar->data_lock);
  2304. switch (ar->scan.state) {
  2305. case ATH10K_SCAN_IDLE:
  2306. case ATH10K_SCAN_STARTING:
  2307. ath10k_warn(ar, "received chan info event without a scan request, ignoring\n");
  2308. goto exit;
  2309. case ATH10K_SCAN_RUNNING:
  2310. case ATH10K_SCAN_ABORTING:
  2311. break;
  2312. }
  2313. idx = freq_to_idx(ar, freq);
  2314. if (idx >= ARRAY_SIZE(ar->survey)) {
  2315. ath10k_warn(ar, "chan info: invalid frequency %d (idx %d out of bounds)\n",
  2316. freq, idx);
  2317. goto exit;
  2318. }
  2319. if (cmd_flags & WMI_CHAN_INFO_FLAG_COMPLETE) {
  2320. if (ar->ch_info_can_report_survey) {
  2321. survey = &ar->survey[idx];
  2322. survey->noise = noise_floor;
  2323. survey->filled = SURVEY_INFO_NOISE_DBM;
  2324. ath10k_hw_fill_survey_time(ar,
  2325. survey,
  2326. cycle_count,
  2327. rx_clear_count,
  2328. ar->survey_last_cycle_count,
  2329. ar->survey_last_rx_clear_count);
  2330. }
  2331. ar->ch_info_can_report_survey = false;
  2332. } else {
  2333. ar->ch_info_can_report_survey = true;
  2334. }
  2335. if (!(cmd_flags & WMI_CHAN_INFO_FLAG_PRE_COMPLETE)) {
  2336. ar->survey_last_rx_clear_count = rx_clear_count;
  2337. ar->survey_last_cycle_count = cycle_count;
  2338. }
  2339. exit:
  2340. spin_unlock_bh(&ar->data_lock);
  2341. }
  2342. void ath10k_wmi_event_echo(struct ath10k *ar, struct sk_buff *skb)
  2343. {
  2344. struct wmi_echo_ev_arg arg = {};
  2345. int ret;
  2346. ret = ath10k_wmi_pull_echo_ev(ar, skb, &arg);
  2347. if (ret) {
  2348. ath10k_warn(ar, "failed to parse echo: %d\n", ret);
  2349. return;
  2350. }
  2351. ath10k_dbg(ar, ATH10K_DBG_WMI,
  2352. "wmi event echo value 0x%08x\n",
  2353. le32_to_cpu(arg.value));
  2354. if (le32_to_cpu(arg.value) == ATH10K_WMI_BARRIER_ECHO_ID)
  2355. complete(&ar->wmi.barrier);
  2356. }
  2357. int ath10k_wmi_event_debug_mesg(struct ath10k *ar, struct sk_buff *skb)
  2358. {
  2359. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event debug mesg len %d\n",
  2360. skb->len);
  2361. trace_ath10k_wmi_dbglog(ar, skb->data, skb->len);
  2362. return 0;
  2363. }
  2364. void ath10k_wmi_pull_pdev_stats_base(const struct wmi_pdev_stats_base *src,
  2365. struct ath10k_fw_stats_pdev *dst)
  2366. {
  2367. dst->ch_noise_floor = __le32_to_cpu(src->chan_nf);
  2368. dst->tx_frame_count = __le32_to_cpu(src->tx_frame_count);
  2369. dst->rx_frame_count = __le32_to_cpu(src->rx_frame_count);
  2370. dst->rx_clear_count = __le32_to_cpu(src->rx_clear_count);
  2371. dst->cycle_count = __le32_to_cpu(src->cycle_count);
  2372. dst->phy_err_count = __le32_to_cpu(src->phy_err_count);
  2373. dst->chan_tx_power = __le32_to_cpu(src->chan_tx_pwr);
  2374. }
  2375. void ath10k_wmi_pull_pdev_stats_tx(const struct wmi_pdev_stats_tx *src,
  2376. struct ath10k_fw_stats_pdev *dst)
  2377. {
  2378. dst->comp_queued = __le32_to_cpu(src->comp_queued);
  2379. dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
  2380. dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
  2381. dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
  2382. dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
  2383. dst->local_enqued = __le32_to_cpu(src->local_enqued);
  2384. dst->local_freed = __le32_to_cpu(src->local_freed);
  2385. dst->hw_queued = __le32_to_cpu(src->hw_queued);
  2386. dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
  2387. dst->underrun = __le32_to_cpu(src->underrun);
  2388. dst->tx_abort = __le32_to_cpu(src->tx_abort);
  2389. dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
  2390. dst->tx_ko = __le32_to_cpu(src->tx_ko);
  2391. dst->data_rc = __le32_to_cpu(src->data_rc);
  2392. dst->self_triggers = __le32_to_cpu(src->self_triggers);
  2393. dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
  2394. dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
  2395. dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
  2396. dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
  2397. dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
  2398. dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
  2399. dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
  2400. }
  2401. static void
  2402. ath10k_wmi_10_4_pull_pdev_stats_tx(const struct wmi_10_4_pdev_stats_tx *src,
  2403. struct ath10k_fw_stats_pdev *dst)
  2404. {
  2405. dst->comp_queued = __le32_to_cpu(src->comp_queued);
  2406. dst->comp_delivered = __le32_to_cpu(src->comp_delivered);
  2407. dst->msdu_enqued = __le32_to_cpu(src->msdu_enqued);
  2408. dst->mpdu_enqued = __le32_to_cpu(src->mpdu_enqued);
  2409. dst->wmm_drop = __le32_to_cpu(src->wmm_drop);
  2410. dst->local_enqued = __le32_to_cpu(src->local_enqued);
  2411. dst->local_freed = __le32_to_cpu(src->local_freed);
  2412. dst->hw_queued = __le32_to_cpu(src->hw_queued);
  2413. dst->hw_reaped = __le32_to_cpu(src->hw_reaped);
  2414. dst->underrun = __le32_to_cpu(src->underrun);
  2415. dst->tx_abort = __le32_to_cpu(src->tx_abort);
  2416. dst->mpdus_requed = __le32_to_cpu(src->mpdus_requed);
  2417. dst->tx_ko = __le32_to_cpu(src->tx_ko);
  2418. dst->data_rc = __le32_to_cpu(src->data_rc);
  2419. dst->self_triggers = __le32_to_cpu(src->self_triggers);
  2420. dst->sw_retry_failure = __le32_to_cpu(src->sw_retry_failure);
  2421. dst->illgl_rate_phy_err = __le32_to_cpu(src->illgl_rate_phy_err);
  2422. dst->pdev_cont_xretry = __le32_to_cpu(src->pdev_cont_xretry);
  2423. dst->pdev_tx_timeout = __le32_to_cpu(src->pdev_tx_timeout);
  2424. dst->pdev_resets = __le32_to_cpu(src->pdev_resets);
  2425. dst->phy_underrun = __le32_to_cpu(src->phy_underrun);
  2426. dst->txop_ovf = __le32_to_cpu(src->txop_ovf);
  2427. dst->hw_paused = __le32_to_cpu(src->hw_paused);
  2428. dst->seq_posted = __le32_to_cpu(src->seq_posted);
  2429. dst->seq_failed_queueing =
  2430. __le32_to_cpu(src->seq_failed_queueing);
  2431. dst->seq_completed = __le32_to_cpu(src->seq_completed);
  2432. dst->seq_restarted = __le32_to_cpu(src->seq_restarted);
  2433. dst->mu_seq_posted = __le32_to_cpu(src->mu_seq_posted);
  2434. dst->mpdus_sw_flush = __le32_to_cpu(src->mpdus_sw_flush);
  2435. dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
  2436. dst->mpdus_truncated = __le32_to_cpu(src->mpdus_truncated);
  2437. dst->mpdus_ack_failed = __le32_to_cpu(src->mpdus_ack_failed);
  2438. dst->mpdus_hw_filter = __le32_to_cpu(src->mpdus_hw_filter);
  2439. dst->mpdus_expired = __le32_to_cpu(src->mpdus_expired);
  2440. }
  2441. void ath10k_wmi_pull_pdev_stats_rx(const struct wmi_pdev_stats_rx *src,
  2442. struct ath10k_fw_stats_pdev *dst)
  2443. {
  2444. dst->mid_ppdu_route_change = __le32_to_cpu(src->mid_ppdu_route_change);
  2445. dst->status_rcvd = __le32_to_cpu(src->status_rcvd);
  2446. dst->r0_frags = __le32_to_cpu(src->r0_frags);
  2447. dst->r1_frags = __le32_to_cpu(src->r1_frags);
  2448. dst->r2_frags = __le32_to_cpu(src->r2_frags);
  2449. dst->r3_frags = __le32_to_cpu(src->r3_frags);
  2450. dst->htt_msdus = __le32_to_cpu(src->htt_msdus);
  2451. dst->htt_mpdus = __le32_to_cpu(src->htt_mpdus);
  2452. dst->loc_msdus = __le32_to_cpu(src->loc_msdus);
  2453. dst->loc_mpdus = __le32_to_cpu(src->loc_mpdus);
  2454. dst->oversize_amsdu = __le32_to_cpu(src->oversize_amsdu);
  2455. dst->phy_errs = __le32_to_cpu(src->phy_errs);
  2456. dst->phy_err_drop = __le32_to_cpu(src->phy_err_drop);
  2457. dst->mpdu_errs = __le32_to_cpu(src->mpdu_errs);
  2458. }
  2459. void ath10k_wmi_pull_pdev_stats_extra(const struct wmi_pdev_stats_extra *src,
  2460. struct ath10k_fw_stats_pdev *dst)
  2461. {
  2462. dst->ack_rx_bad = __le32_to_cpu(src->ack_rx_bad);
  2463. dst->rts_bad = __le32_to_cpu(src->rts_bad);
  2464. dst->rts_good = __le32_to_cpu(src->rts_good);
  2465. dst->fcs_bad = __le32_to_cpu(src->fcs_bad);
  2466. dst->no_beacons = __le32_to_cpu(src->no_beacons);
  2467. dst->mib_int_count = __le32_to_cpu(src->mib_int_count);
  2468. }
  2469. void ath10k_wmi_pull_peer_stats(const struct wmi_peer_stats *src,
  2470. struct ath10k_fw_stats_peer *dst)
  2471. {
  2472. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2473. dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
  2474. dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
  2475. }
  2476. static void
  2477. ath10k_wmi_10_4_pull_peer_stats(const struct wmi_10_4_peer_stats *src,
  2478. struct ath10k_fw_stats_peer *dst)
  2479. {
  2480. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2481. dst->peer_rssi = __le32_to_cpu(src->peer_rssi);
  2482. dst->peer_tx_rate = __le32_to_cpu(src->peer_tx_rate);
  2483. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2484. }
  2485. static int ath10k_wmi_main_op_pull_fw_stats(struct ath10k *ar,
  2486. struct sk_buff *skb,
  2487. struct ath10k_fw_stats *stats)
  2488. {
  2489. const struct wmi_stats_event *ev = (void *)skb->data;
  2490. u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
  2491. int i;
  2492. if (!skb_pull(skb, sizeof(*ev)))
  2493. return -EPROTO;
  2494. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2495. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2496. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2497. for (i = 0; i < num_pdev_stats; i++) {
  2498. const struct wmi_pdev_stats *src;
  2499. struct ath10k_fw_stats_pdev *dst;
  2500. src = (void *)skb->data;
  2501. if (!skb_pull(skb, sizeof(*src)))
  2502. return -EPROTO;
  2503. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2504. if (!dst)
  2505. continue;
  2506. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2507. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2508. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2509. list_add_tail(&dst->list, &stats->pdevs);
  2510. }
  2511. /* fw doesn't implement vdev stats */
  2512. for (i = 0; i < num_peer_stats; i++) {
  2513. const struct wmi_peer_stats *src;
  2514. struct ath10k_fw_stats_peer *dst;
  2515. src = (void *)skb->data;
  2516. if (!skb_pull(skb, sizeof(*src)))
  2517. return -EPROTO;
  2518. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2519. if (!dst)
  2520. continue;
  2521. ath10k_wmi_pull_peer_stats(src, dst);
  2522. list_add_tail(&dst->list, &stats->peers);
  2523. }
  2524. return 0;
  2525. }
  2526. static int ath10k_wmi_10x_op_pull_fw_stats(struct ath10k *ar,
  2527. struct sk_buff *skb,
  2528. struct ath10k_fw_stats *stats)
  2529. {
  2530. const struct wmi_stats_event *ev = (void *)skb->data;
  2531. u32 num_pdev_stats, num_vdev_stats, num_peer_stats;
  2532. int i;
  2533. if (!skb_pull(skb, sizeof(*ev)))
  2534. return -EPROTO;
  2535. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2536. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2537. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2538. for (i = 0; i < num_pdev_stats; i++) {
  2539. const struct wmi_10x_pdev_stats *src;
  2540. struct ath10k_fw_stats_pdev *dst;
  2541. src = (void *)skb->data;
  2542. if (!skb_pull(skb, sizeof(*src)))
  2543. return -EPROTO;
  2544. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2545. if (!dst)
  2546. continue;
  2547. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2548. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2549. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2550. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2551. list_add_tail(&dst->list, &stats->pdevs);
  2552. }
  2553. /* fw doesn't implement vdev stats */
  2554. for (i = 0; i < num_peer_stats; i++) {
  2555. const struct wmi_10x_peer_stats *src;
  2556. struct ath10k_fw_stats_peer *dst;
  2557. src = (void *)skb->data;
  2558. if (!skb_pull(skb, sizeof(*src)))
  2559. return -EPROTO;
  2560. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2561. if (!dst)
  2562. continue;
  2563. ath10k_wmi_pull_peer_stats(&src->old, dst);
  2564. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2565. list_add_tail(&dst->list, &stats->peers);
  2566. }
  2567. return 0;
  2568. }
  2569. static int ath10k_wmi_10_2_op_pull_fw_stats(struct ath10k *ar,
  2570. struct sk_buff *skb,
  2571. struct ath10k_fw_stats *stats)
  2572. {
  2573. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2574. u32 num_pdev_stats;
  2575. u32 num_pdev_ext_stats;
  2576. u32 num_vdev_stats;
  2577. u32 num_peer_stats;
  2578. int i;
  2579. if (!skb_pull(skb, sizeof(*ev)))
  2580. return -EPROTO;
  2581. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2582. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2583. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2584. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2585. for (i = 0; i < num_pdev_stats; i++) {
  2586. const struct wmi_10_2_pdev_stats *src;
  2587. struct ath10k_fw_stats_pdev *dst;
  2588. src = (void *)skb->data;
  2589. if (!skb_pull(skb, sizeof(*src)))
  2590. return -EPROTO;
  2591. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2592. if (!dst)
  2593. continue;
  2594. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2595. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2596. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2597. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2598. /* FIXME: expose 10.2 specific values */
  2599. list_add_tail(&dst->list, &stats->pdevs);
  2600. }
  2601. for (i = 0; i < num_pdev_ext_stats; i++) {
  2602. const struct wmi_10_2_pdev_ext_stats *src;
  2603. src = (void *)skb->data;
  2604. if (!skb_pull(skb, sizeof(*src)))
  2605. return -EPROTO;
  2606. /* FIXME: expose values to userspace
  2607. *
  2608. * Note: Even though this loop seems to do nothing it is
  2609. * required to parse following sub-structures properly.
  2610. */
  2611. }
  2612. /* fw doesn't implement vdev stats */
  2613. for (i = 0; i < num_peer_stats; i++) {
  2614. const struct wmi_10_2_peer_stats *src;
  2615. struct ath10k_fw_stats_peer *dst;
  2616. src = (void *)skb->data;
  2617. if (!skb_pull(skb, sizeof(*src)))
  2618. return -EPROTO;
  2619. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2620. if (!dst)
  2621. continue;
  2622. ath10k_wmi_pull_peer_stats(&src->old, dst);
  2623. dst->peer_rx_rate = __le32_to_cpu(src->peer_rx_rate);
  2624. /* FIXME: expose 10.2 specific values */
  2625. list_add_tail(&dst->list, &stats->peers);
  2626. }
  2627. return 0;
  2628. }
  2629. static int ath10k_wmi_10_2_4_op_pull_fw_stats(struct ath10k *ar,
  2630. struct sk_buff *skb,
  2631. struct ath10k_fw_stats *stats)
  2632. {
  2633. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2634. u32 num_pdev_stats;
  2635. u32 num_pdev_ext_stats;
  2636. u32 num_vdev_stats;
  2637. u32 num_peer_stats;
  2638. int i;
  2639. if (!skb_pull(skb, sizeof(*ev)))
  2640. return -EPROTO;
  2641. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2642. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2643. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2644. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2645. for (i = 0; i < num_pdev_stats; i++) {
  2646. const struct wmi_10_2_pdev_stats *src;
  2647. struct ath10k_fw_stats_pdev *dst;
  2648. src = (void *)skb->data;
  2649. if (!skb_pull(skb, sizeof(*src)))
  2650. return -EPROTO;
  2651. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2652. if (!dst)
  2653. continue;
  2654. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2655. ath10k_wmi_pull_pdev_stats_tx(&src->tx, dst);
  2656. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2657. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2658. /* FIXME: expose 10.2 specific values */
  2659. list_add_tail(&dst->list, &stats->pdevs);
  2660. }
  2661. for (i = 0; i < num_pdev_ext_stats; i++) {
  2662. const struct wmi_10_2_pdev_ext_stats *src;
  2663. src = (void *)skb->data;
  2664. if (!skb_pull(skb, sizeof(*src)))
  2665. return -EPROTO;
  2666. /* FIXME: expose values to userspace
  2667. *
  2668. * Note: Even though this loop seems to do nothing it is
  2669. * required to parse following sub-structures properly.
  2670. */
  2671. }
  2672. /* fw doesn't implement vdev stats */
  2673. for (i = 0; i < num_peer_stats; i++) {
  2674. const struct wmi_10_2_4_ext_peer_stats *src;
  2675. struct ath10k_fw_stats_peer *dst;
  2676. int stats_len;
  2677. if (test_bit(WMI_SERVICE_PEER_STATS, ar->wmi.svc_map))
  2678. stats_len = sizeof(struct wmi_10_2_4_ext_peer_stats);
  2679. else
  2680. stats_len = sizeof(struct wmi_10_2_4_peer_stats);
  2681. src = (void *)skb->data;
  2682. if (!skb_pull(skb, stats_len))
  2683. return -EPROTO;
  2684. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2685. if (!dst)
  2686. continue;
  2687. ath10k_wmi_pull_peer_stats(&src->common.old, dst);
  2688. dst->peer_rx_rate = __le32_to_cpu(src->common.peer_rx_rate);
  2689. if (ath10k_peer_stats_enabled(ar))
  2690. dst->rx_duration = __le32_to_cpu(src->rx_duration);
  2691. /* FIXME: expose 10.2 specific values */
  2692. list_add_tail(&dst->list, &stats->peers);
  2693. }
  2694. return 0;
  2695. }
  2696. static int ath10k_wmi_10_4_op_pull_fw_stats(struct ath10k *ar,
  2697. struct sk_buff *skb,
  2698. struct ath10k_fw_stats *stats)
  2699. {
  2700. const struct wmi_10_2_stats_event *ev = (void *)skb->data;
  2701. u32 num_pdev_stats;
  2702. u32 num_pdev_ext_stats;
  2703. u32 num_vdev_stats;
  2704. u32 num_peer_stats;
  2705. u32 num_bcnflt_stats;
  2706. u32 stats_id;
  2707. int i;
  2708. if (!skb_pull(skb, sizeof(*ev)))
  2709. return -EPROTO;
  2710. num_pdev_stats = __le32_to_cpu(ev->num_pdev_stats);
  2711. num_pdev_ext_stats = __le32_to_cpu(ev->num_pdev_ext_stats);
  2712. num_vdev_stats = __le32_to_cpu(ev->num_vdev_stats);
  2713. num_peer_stats = __le32_to_cpu(ev->num_peer_stats);
  2714. num_bcnflt_stats = __le32_to_cpu(ev->num_bcnflt_stats);
  2715. stats_id = __le32_to_cpu(ev->stats_id);
  2716. for (i = 0; i < num_pdev_stats; i++) {
  2717. const struct wmi_10_4_pdev_stats *src;
  2718. struct ath10k_fw_stats_pdev *dst;
  2719. src = (void *)skb->data;
  2720. if (!skb_pull(skb, sizeof(*src)))
  2721. return -EPROTO;
  2722. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2723. if (!dst)
  2724. continue;
  2725. ath10k_wmi_pull_pdev_stats_base(&src->base, dst);
  2726. ath10k_wmi_10_4_pull_pdev_stats_tx(&src->tx, dst);
  2727. ath10k_wmi_pull_pdev_stats_rx(&src->rx, dst);
  2728. dst->rx_ovfl_errs = __le32_to_cpu(src->rx_ovfl_errs);
  2729. ath10k_wmi_pull_pdev_stats_extra(&src->extra, dst);
  2730. list_add_tail(&dst->list, &stats->pdevs);
  2731. }
  2732. for (i = 0; i < num_pdev_ext_stats; i++) {
  2733. const struct wmi_10_2_pdev_ext_stats *src;
  2734. src = (void *)skb->data;
  2735. if (!skb_pull(skb, sizeof(*src)))
  2736. return -EPROTO;
  2737. /* FIXME: expose values to userspace
  2738. *
  2739. * Note: Even though this loop seems to do nothing it is
  2740. * required to parse following sub-structures properly.
  2741. */
  2742. }
  2743. /* fw doesn't implement vdev stats */
  2744. for (i = 0; i < num_peer_stats; i++) {
  2745. const struct wmi_10_4_peer_stats *src;
  2746. struct ath10k_fw_stats_peer *dst;
  2747. src = (void *)skb->data;
  2748. if (!skb_pull(skb, sizeof(*src)))
  2749. return -EPROTO;
  2750. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2751. if (!dst)
  2752. continue;
  2753. ath10k_wmi_10_4_pull_peer_stats(src, dst);
  2754. list_add_tail(&dst->list, &stats->peers);
  2755. }
  2756. for (i = 0; i < num_bcnflt_stats; i++) {
  2757. const struct wmi_10_4_bss_bcn_filter_stats *src;
  2758. src = (void *)skb->data;
  2759. if (!skb_pull(skb, sizeof(*src)))
  2760. return -EPROTO;
  2761. /* FIXME: expose values to userspace
  2762. *
  2763. * Note: Even though this loop seems to do nothing it is
  2764. * required to parse following sub-structures properly.
  2765. */
  2766. }
  2767. if ((stats_id & WMI_10_4_STAT_PEER_EXTD) == 0)
  2768. return 0;
  2769. stats->extended = true;
  2770. for (i = 0; i < num_peer_stats; i++) {
  2771. const struct wmi_10_4_peer_extd_stats *src;
  2772. struct ath10k_fw_extd_stats_peer *dst;
  2773. src = (void *)skb->data;
  2774. if (!skb_pull(skb, sizeof(*src)))
  2775. return -EPROTO;
  2776. dst = kzalloc(sizeof(*dst), GFP_ATOMIC);
  2777. if (!dst)
  2778. continue;
  2779. ether_addr_copy(dst->peer_macaddr, src->peer_macaddr.addr);
  2780. dst->rx_duration = __le32_to_cpu(src->rx_duration);
  2781. list_add_tail(&dst->list, &stats->peers_extd);
  2782. }
  2783. return 0;
  2784. }
  2785. void ath10k_wmi_event_update_stats(struct ath10k *ar, struct sk_buff *skb)
  2786. {
  2787. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_UPDATE_STATS_EVENTID\n");
  2788. ath10k_debug_fw_stats_process(ar, skb);
  2789. }
  2790. static int
  2791. ath10k_wmi_op_pull_vdev_start_ev(struct ath10k *ar, struct sk_buff *skb,
  2792. struct wmi_vdev_start_ev_arg *arg)
  2793. {
  2794. struct wmi_vdev_start_response_event *ev = (void *)skb->data;
  2795. if (skb->len < sizeof(*ev))
  2796. return -EPROTO;
  2797. skb_pull(skb, sizeof(*ev));
  2798. arg->vdev_id = ev->vdev_id;
  2799. arg->req_id = ev->req_id;
  2800. arg->resp_type = ev->resp_type;
  2801. arg->status = ev->status;
  2802. return 0;
  2803. }
  2804. void ath10k_wmi_event_vdev_start_resp(struct ath10k *ar, struct sk_buff *skb)
  2805. {
  2806. struct wmi_vdev_start_ev_arg arg = {};
  2807. int ret;
  2808. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_START_RESP_EVENTID\n");
  2809. ret = ath10k_wmi_pull_vdev_start(ar, skb, &arg);
  2810. if (ret) {
  2811. ath10k_warn(ar, "failed to parse vdev start event: %d\n", ret);
  2812. return;
  2813. }
  2814. if (WARN_ON(__le32_to_cpu(arg.status)))
  2815. return;
  2816. complete(&ar->vdev_setup_done);
  2817. }
  2818. void ath10k_wmi_event_vdev_stopped(struct ath10k *ar, struct sk_buff *skb)
  2819. {
  2820. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STOPPED_EVENTID\n");
  2821. complete(&ar->vdev_setup_done);
  2822. }
  2823. static int
  2824. ath10k_wmi_op_pull_peer_kick_ev(struct ath10k *ar, struct sk_buff *skb,
  2825. struct wmi_peer_kick_ev_arg *arg)
  2826. {
  2827. struct wmi_peer_sta_kickout_event *ev = (void *)skb->data;
  2828. if (skb->len < sizeof(*ev))
  2829. return -EPROTO;
  2830. skb_pull(skb, sizeof(*ev));
  2831. arg->mac_addr = ev->peer_macaddr.addr;
  2832. return 0;
  2833. }
  2834. void ath10k_wmi_event_peer_sta_kickout(struct ath10k *ar, struct sk_buff *skb)
  2835. {
  2836. struct wmi_peer_kick_ev_arg arg = {};
  2837. struct ieee80211_sta *sta;
  2838. int ret;
  2839. ret = ath10k_wmi_pull_peer_kick(ar, skb, &arg);
  2840. if (ret) {
  2841. ath10k_warn(ar, "failed to parse peer kickout event: %d\n",
  2842. ret);
  2843. return;
  2844. }
  2845. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi event peer sta kickout %pM\n",
  2846. arg.mac_addr);
  2847. rcu_read_lock();
  2848. sta = ieee80211_find_sta_by_ifaddr(ar->hw, arg.mac_addr, NULL);
  2849. if (!sta) {
  2850. ath10k_warn(ar, "Spurious quick kickout for STA %pM\n",
  2851. arg.mac_addr);
  2852. goto exit;
  2853. }
  2854. ieee80211_report_low_ack(sta, 10);
  2855. exit:
  2856. rcu_read_unlock();
  2857. }
  2858. /*
  2859. * FIXME
  2860. *
  2861. * We don't report to mac80211 sleep state of connected
  2862. * stations. Due to this mac80211 can't fill in TIM IE
  2863. * correctly.
  2864. *
  2865. * I know of no way of getting nullfunc frames that contain
  2866. * sleep transition from connected stations - these do not
  2867. * seem to be sent from the target to the host. There also
  2868. * doesn't seem to be a dedicated event for that. So the
  2869. * only way left to do this would be to read tim_bitmap
  2870. * during SWBA.
  2871. *
  2872. * We could probably try using tim_bitmap from SWBA to tell
  2873. * mac80211 which stations are asleep and which are not. The
  2874. * problem here is calling mac80211 functions so many times
  2875. * could take too long and make us miss the time to submit
  2876. * the beacon to the target.
  2877. *
  2878. * So as a workaround we try to extend the TIM IE if there
  2879. * is unicast buffered for stations with aid > 7 and fill it
  2880. * in ourselves.
  2881. */
  2882. static void ath10k_wmi_update_tim(struct ath10k *ar,
  2883. struct ath10k_vif *arvif,
  2884. struct sk_buff *bcn,
  2885. const struct wmi_tim_info_arg *tim_info)
  2886. {
  2887. struct ieee80211_hdr *hdr = (struct ieee80211_hdr *)bcn->data;
  2888. struct ieee80211_tim_ie *tim;
  2889. u8 *ies, *ie;
  2890. u8 ie_len, pvm_len;
  2891. __le32 t;
  2892. u32 v, tim_len;
  2893. /* When FW reports 0 in tim_len, ensure atleast first byte
  2894. * in tim_bitmap is considered for pvm calculation.
  2895. */
  2896. tim_len = tim_info->tim_len ? __le32_to_cpu(tim_info->tim_len) : 1;
  2897. /* if next SWBA has no tim_changed the tim_bitmap is garbage.
  2898. * we must copy the bitmap upon change and reuse it later */
  2899. if (__le32_to_cpu(tim_info->tim_changed)) {
  2900. int i;
  2901. if (sizeof(arvif->u.ap.tim_bitmap) < tim_len) {
  2902. ath10k_warn(ar, "SWBA TIM field is too big (%u), truncated it to %zu",
  2903. tim_len, sizeof(arvif->u.ap.tim_bitmap));
  2904. tim_len = sizeof(arvif->u.ap.tim_bitmap);
  2905. }
  2906. for (i = 0; i < tim_len; i++) {
  2907. t = tim_info->tim_bitmap[i / 4];
  2908. v = __le32_to_cpu(t);
  2909. arvif->u.ap.tim_bitmap[i] = (v >> ((i % 4) * 8)) & 0xFF;
  2910. }
  2911. /* FW reports either length 0 or length based on max supported
  2912. * station. so we calculate this on our own
  2913. */
  2914. arvif->u.ap.tim_len = 0;
  2915. for (i = 0; i < tim_len; i++)
  2916. if (arvif->u.ap.tim_bitmap[i])
  2917. arvif->u.ap.tim_len = i;
  2918. arvif->u.ap.tim_len++;
  2919. }
  2920. ies = bcn->data;
  2921. ies += ieee80211_hdrlen(hdr->frame_control);
  2922. ies += 12; /* fixed parameters */
  2923. ie = (u8 *)cfg80211_find_ie(WLAN_EID_TIM, ies,
  2924. (u8 *)skb_tail_pointer(bcn) - ies);
  2925. if (!ie) {
  2926. if (arvif->vdev_type != WMI_VDEV_TYPE_IBSS)
  2927. ath10k_warn(ar, "no tim ie found;\n");
  2928. return;
  2929. }
  2930. tim = (void *)ie + 2;
  2931. ie_len = ie[1];
  2932. pvm_len = ie_len - 3; /* exclude dtim count, dtim period, bmap ctl */
  2933. if (pvm_len < arvif->u.ap.tim_len) {
  2934. int expand_size = tim_len - pvm_len;
  2935. int move_size = skb_tail_pointer(bcn) - (ie + 2 + ie_len);
  2936. void *next_ie = ie + 2 + ie_len;
  2937. if (skb_put(bcn, expand_size)) {
  2938. memmove(next_ie + expand_size, next_ie, move_size);
  2939. ie[1] += expand_size;
  2940. ie_len += expand_size;
  2941. pvm_len += expand_size;
  2942. } else {
  2943. ath10k_warn(ar, "tim expansion failed\n");
  2944. }
  2945. }
  2946. if (pvm_len > tim_len) {
  2947. ath10k_warn(ar, "tim pvm length is too great (%d)\n", pvm_len);
  2948. return;
  2949. }
  2950. tim->bitmap_ctrl = !!__le32_to_cpu(tim_info->tim_mcast);
  2951. memcpy(tim->virtual_map, arvif->u.ap.tim_bitmap, pvm_len);
  2952. if (tim->dtim_count == 0) {
  2953. ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DTIM_ZERO;
  2954. if (__le32_to_cpu(tim_info->tim_mcast) == 1)
  2955. ATH10K_SKB_CB(bcn)->flags |= ATH10K_SKB_F_DELIVER_CAB;
  2956. }
  2957. ath10k_dbg(ar, ATH10K_DBG_MGMT, "dtim %d/%d mcast %d pvmlen %d\n",
  2958. tim->dtim_count, tim->dtim_period,
  2959. tim->bitmap_ctrl, pvm_len);
  2960. }
  2961. static void ath10k_wmi_update_noa(struct ath10k *ar, struct ath10k_vif *arvif,
  2962. struct sk_buff *bcn,
  2963. const struct wmi_p2p_noa_info *noa)
  2964. {
  2965. if (!arvif->vif->p2p)
  2966. return;
  2967. ath10k_dbg(ar, ATH10K_DBG_MGMT, "noa changed: %d\n", noa->changed);
  2968. if (noa->changed & WMI_P2P_NOA_CHANGED_BIT)
  2969. ath10k_p2p_noa_update(arvif, noa);
  2970. if (arvif->u.ap.noa_data)
  2971. if (!pskb_expand_head(bcn, 0, arvif->u.ap.noa_len, GFP_ATOMIC))
  2972. memcpy(skb_put(bcn, arvif->u.ap.noa_len),
  2973. arvif->u.ap.noa_data,
  2974. arvif->u.ap.noa_len);
  2975. }
  2976. static int ath10k_wmi_op_pull_swba_ev(struct ath10k *ar, struct sk_buff *skb,
  2977. struct wmi_swba_ev_arg *arg)
  2978. {
  2979. struct wmi_host_swba_event *ev = (void *)skb->data;
  2980. u32 map;
  2981. size_t i;
  2982. if (skb->len < sizeof(*ev))
  2983. return -EPROTO;
  2984. skb_pull(skb, sizeof(*ev));
  2985. arg->vdev_map = ev->vdev_map;
  2986. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  2987. if (!(map & BIT(0)))
  2988. continue;
  2989. /* If this happens there were some changes in firmware and
  2990. * ath10k should update the max size of tim_info array.
  2991. */
  2992. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  2993. break;
  2994. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  2995. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  2996. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  2997. return -EPROTO;
  2998. }
  2999. arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
  3000. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3001. arg->tim_info[i].tim_bitmap =
  3002. ev->bcn_info[i].tim_info.tim_bitmap;
  3003. arg->tim_info[i].tim_changed =
  3004. ev->bcn_info[i].tim_info.tim_changed;
  3005. arg->tim_info[i].tim_num_ps_pending =
  3006. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3007. arg->noa_info[i] = &ev->bcn_info[i].p2p_noa_info;
  3008. i++;
  3009. }
  3010. return 0;
  3011. }
  3012. static int ath10k_wmi_10_2_4_op_pull_swba_ev(struct ath10k *ar,
  3013. struct sk_buff *skb,
  3014. struct wmi_swba_ev_arg *arg)
  3015. {
  3016. struct wmi_10_2_4_host_swba_event *ev = (void *)skb->data;
  3017. u32 map;
  3018. size_t i;
  3019. if (skb->len < sizeof(*ev))
  3020. return -EPROTO;
  3021. skb_pull(skb, sizeof(*ev));
  3022. arg->vdev_map = ev->vdev_map;
  3023. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  3024. if (!(map & BIT(0)))
  3025. continue;
  3026. /* If this happens there were some changes in firmware and
  3027. * ath10k should update the max size of tim_info array.
  3028. */
  3029. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  3030. break;
  3031. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  3032. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  3033. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  3034. return -EPROTO;
  3035. }
  3036. arg->tim_info[i].tim_len = ev->bcn_info[i].tim_info.tim_len;
  3037. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3038. arg->tim_info[i].tim_bitmap =
  3039. ev->bcn_info[i].tim_info.tim_bitmap;
  3040. arg->tim_info[i].tim_changed =
  3041. ev->bcn_info[i].tim_info.tim_changed;
  3042. arg->tim_info[i].tim_num_ps_pending =
  3043. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3044. i++;
  3045. }
  3046. return 0;
  3047. }
  3048. static int ath10k_wmi_10_4_op_pull_swba_ev(struct ath10k *ar,
  3049. struct sk_buff *skb,
  3050. struct wmi_swba_ev_arg *arg)
  3051. {
  3052. struct wmi_10_4_host_swba_event *ev = (void *)skb->data;
  3053. u32 map, tim_len;
  3054. size_t i;
  3055. if (skb->len < sizeof(*ev))
  3056. return -EPROTO;
  3057. skb_pull(skb, sizeof(*ev));
  3058. arg->vdev_map = ev->vdev_map;
  3059. for (i = 0, map = __le32_to_cpu(ev->vdev_map); map; map >>= 1) {
  3060. if (!(map & BIT(0)))
  3061. continue;
  3062. /* If this happens there were some changes in firmware and
  3063. * ath10k should update the max size of tim_info array.
  3064. */
  3065. if (WARN_ON_ONCE(i == ARRAY_SIZE(arg->tim_info)))
  3066. break;
  3067. if (__le32_to_cpu(ev->bcn_info[i].tim_info.tim_len) >
  3068. sizeof(ev->bcn_info[i].tim_info.tim_bitmap)) {
  3069. ath10k_warn(ar, "refusing to parse invalid swba structure\n");
  3070. return -EPROTO;
  3071. }
  3072. tim_len = __le32_to_cpu(ev->bcn_info[i].tim_info.tim_len);
  3073. if (tim_len) {
  3074. /* Exclude 4 byte guard length */
  3075. tim_len -= 4;
  3076. arg->tim_info[i].tim_len = __cpu_to_le32(tim_len);
  3077. } else {
  3078. arg->tim_info[i].tim_len = 0;
  3079. }
  3080. arg->tim_info[i].tim_mcast = ev->bcn_info[i].tim_info.tim_mcast;
  3081. arg->tim_info[i].tim_bitmap =
  3082. ev->bcn_info[i].tim_info.tim_bitmap;
  3083. arg->tim_info[i].tim_changed =
  3084. ev->bcn_info[i].tim_info.tim_changed;
  3085. arg->tim_info[i].tim_num_ps_pending =
  3086. ev->bcn_info[i].tim_info.tim_num_ps_pending;
  3087. /* 10.4 firmware doesn't have p2p support. notice of absence
  3088. * info can be ignored for now.
  3089. */
  3090. i++;
  3091. }
  3092. return 0;
  3093. }
  3094. static enum wmi_txbf_conf ath10k_wmi_10_4_txbf_conf_scheme(struct ath10k *ar)
  3095. {
  3096. return WMI_TXBF_CONF_BEFORE_ASSOC;
  3097. }
  3098. void ath10k_wmi_event_host_swba(struct ath10k *ar, struct sk_buff *skb)
  3099. {
  3100. struct wmi_swba_ev_arg arg = {};
  3101. u32 map;
  3102. int i = -1;
  3103. const struct wmi_tim_info_arg *tim_info;
  3104. const struct wmi_p2p_noa_info *noa_info;
  3105. struct ath10k_vif *arvif;
  3106. struct sk_buff *bcn;
  3107. dma_addr_t paddr;
  3108. int ret, vdev_id = 0;
  3109. ret = ath10k_wmi_pull_swba(ar, skb, &arg);
  3110. if (ret) {
  3111. ath10k_warn(ar, "failed to parse swba event: %d\n", ret);
  3112. return;
  3113. }
  3114. map = __le32_to_cpu(arg.vdev_map);
  3115. ath10k_dbg(ar, ATH10K_DBG_MGMT, "mgmt swba vdev_map 0x%x\n",
  3116. map);
  3117. for (; map; map >>= 1, vdev_id++) {
  3118. if (!(map & 0x1))
  3119. continue;
  3120. i++;
  3121. if (i >= WMI_MAX_AP_VDEV) {
  3122. ath10k_warn(ar, "swba has corrupted vdev map\n");
  3123. break;
  3124. }
  3125. tim_info = &arg.tim_info[i];
  3126. noa_info = arg.noa_info[i];
  3127. ath10k_dbg(ar, ATH10K_DBG_MGMT,
  3128. "mgmt event bcn_info %d tim_len %d mcast %d changed %d num_ps_pending %d bitmap 0x%08x%08x%08x%08x\n",
  3129. i,
  3130. __le32_to_cpu(tim_info->tim_len),
  3131. __le32_to_cpu(tim_info->tim_mcast),
  3132. __le32_to_cpu(tim_info->tim_changed),
  3133. __le32_to_cpu(tim_info->tim_num_ps_pending),
  3134. __le32_to_cpu(tim_info->tim_bitmap[3]),
  3135. __le32_to_cpu(tim_info->tim_bitmap[2]),
  3136. __le32_to_cpu(tim_info->tim_bitmap[1]),
  3137. __le32_to_cpu(tim_info->tim_bitmap[0]));
  3138. /* TODO: Only first 4 word from tim_bitmap is dumped.
  3139. * Extend debug code to dump full tim_bitmap.
  3140. */
  3141. arvif = ath10k_get_arvif(ar, vdev_id);
  3142. if (arvif == NULL) {
  3143. ath10k_warn(ar, "no vif for vdev_id %d found\n",
  3144. vdev_id);
  3145. continue;
  3146. }
  3147. /* mac80211 would have already asked us to stop beaconing and
  3148. * bring the vdev down, so continue in that case
  3149. */
  3150. if (!arvif->is_up)
  3151. continue;
  3152. /* There are no completions for beacons so wait for next SWBA
  3153. * before telling mac80211 to decrement CSA counter
  3154. *
  3155. * Once CSA counter is completed stop sending beacons until
  3156. * actual channel switch is done */
  3157. if (arvif->vif->csa_active &&
  3158. ieee80211_csa_is_complete(arvif->vif)) {
  3159. ieee80211_csa_finish(arvif->vif);
  3160. continue;
  3161. }
  3162. bcn = ieee80211_beacon_get(ar->hw, arvif->vif);
  3163. if (!bcn) {
  3164. ath10k_warn(ar, "could not get mac80211 beacon\n");
  3165. continue;
  3166. }
  3167. ath10k_tx_h_seq_no(arvif->vif, bcn);
  3168. ath10k_wmi_update_tim(ar, arvif, bcn, tim_info);
  3169. ath10k_wmi_update_noa(ar, arvif, bcn, noa_info);
  3170. spin_lock_bh(&ar->data_lock);
  3171. if (arvif->beacon) {
  3172. switch (arvif->beacon_state) {
  3173. case ATH10K_BEACON_SENT:
  3174. break;
  3175. case ATH10K_BEACON_SCHEDULED:
  3176. ath10k_warn(ar, "SWBA overrun on vdev %d, skipped old beacon\n",
  3177. arvif->vdev_id);
  3178. break;
  3179. case ATH10K_BEACON_SENDING:
  3180. ath10k_warn(ar, "SWBA overrun on vdev %d, skipped new beacon\n",
  3181. arvif->vdev_id);
  3182. dev_kfree_skb(bcn);
  3183. goto skip;
  3184. }
  3185. ath10k_mac_vif_beacon_free(arvif);
  3186. }
  3187. if (!arvif->beacon_buf) {
  3188. paddr = dma_map_single(arvif->ar->dev, bcn->data,
  3189. bcn->len, DMA_TO_DEVICE);
  3190. ret = dma_mapping_error(arvif->ar->dev, paddr);
  3191. if (ret) {
  3192. ath10k_warn(ar, "failed to map beacon: %d\n",
  3193. ret);
  3194. dev_kfree_skb_any(bcn);
  3195. goto skip;
  3196. }
  3197. ATH10K_SKB_CB(bcn)->paddr = paddr;
  3198. } else {
  3199. if (bcn->len > IEEE80211_MAX_FRAME_LEN) {
  3200. ath10k_warn(ar, "trimming beacon %d -> %d bytes!\n",
  3201. bcn->len, IEEE80211_MAX_FRAME_LEN);
  3202. skb_trim(bcn, IEEE80211_MAX_FRAME_LEN);
  3203. }
  3204. memcpy(arvif->beacon_buf, bcn->data, bcn->len);
  3205. ATH10K_SKB_CB(bcn)->paddr = arvif->beacon_paddr;
  3206. }
  3207. arvif->beacon = bcn;
  3208. arvif->beacon_state = ATH10K_BEACON_SCHEDULED;
  3209. trace_ath10k_tx_hdr(ar, bcn->data, bcn->len);
  3210. trace_ath10k_tx_payload(ar, bcn->data, bcn->len);
  3211. skip:
  3212. spin_unlock_bh(&ar->data_lock);
  3213. }
  3214. ath10k_wmi_tx_beacons_nowait(ar);
  3215. }
  3216. void ath10k_wmi_event_tbttoffset_update(struct ath10k *ar, struct sk_buff *skb)
  3217. {
  3218. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TBTTOFFSET_UPDATE_EVENTID\n");
  3219. }
  3220. static void ath10k_dfs_radar_report(struct ath10k *ar,
  3221. struct wmi_phyerr_ev_arg *phyerr,
  3222. const struct phyerr_radar_report *rr,
  3223. u64 tsf)
  3224. {
  3225. u32 reg0, reg1, tsf32l;
  3226. struct ieee80211_channel *ch;
  3227. struct pulse_event pe;
  3228. u64 tsf64;
  3229. u8 rssi, width;
  3230. reg0 = __le32_to_cpu(rr->reg0);
  3231. reg1 = __le32_to_cpu(rr->reg1);
  3232. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3233. "wmi phyerr radar report chirp %d max_width %d agc_total_gain %d pulse_delta_diff %d\n",
  3234. MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP),
  3235. MS(reg0, RADAR_REPORT_REG0_PULSE_IS_MAX_WIDTH),
  3236. MS(reg0, RADAR_REPORT_REG0_AGC_TOTAL_GAIN),
  3237. MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_DIFF));
  3238. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3239. "wmi phyerr radar report pulse_delta_pean %d pulse_sidx %d fft_valid %d agc_mb_gain %d subchan_mask %d\n",
  3240. MS(reg0, RADAR_REPORT_REG0_PULSE_DELTA_PEAK),
  3241. MS(reg0, RADAR_REPORT_REG0_PULSE_SIDX),
  3242. MS(reg1, RADAR_REPORT_REG1_PULSE_SRCH_FFT_VALID),
  3243. MS(reg1, RADAR_REPORT_REG1_PULSE_AGC_MB_GAIN),
  3244. MS(reg1, RADAR_REPORT_REG1_PULSE_SUBCHAN_MASK));
  3245. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3246. "wmi phyerr radar report pulse_tsf_offset 0x%X pulse_dur: %d\n",
  3247. MS(reg1, RADAR_REPORT_REG1_PULSE_TSF_OFFSET),
  3248. MS(reg1, RADAR_REPORT_REG1_PULSE_DUR));
  3249. if (!ar->dfs_detector)
  3250. return;
  3251. spin_lock_bh(&ar->data_lock);
  3252. ch = ar->rx_channel;
  3253. spin_unlock_bh(&ar->data_lock);
  3254. if (!ch) {
  3255. ath10k_warn(ar, "failed to derive channel for radar pulse, treating as radar\n");
  3256. goto radar_detected;
  3257. }
  3258. /* report event to DFS pattern detector */
  3259. tsf32l = phyerr->tsf_timestamp;
  3260. tsf64 = tsf & (~0xFFFFFFFFULL);
  3261. tsf64 |= tsf32l;
  3262. width = MS(reg1, RADAR_REPORT_REG1_PULSE_DUR);
  3263. rssi = phyerr->rssi_combined;
  3264. /* hardware store this as 8 bit signed value,
  3265. * set to zero if negative number
  3266. */
  3267. if (rssi & 0x80)
  3268. rssi = 0;
  3269. pe.ts = tsf64;
  3270. pe.freq = ch->center_freq;
  3271. pe.width = width;
  3272. pe.rssi = rssi;
  3273. pe.chirp = (MS(reg0, RADAR_REPORT_REG0_PULSE_IS_CHIRP) != 0);
  3274. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3275. "dfs add pulse freq: %d, width: %d, rssi %d, tsf: %llX\n",
  3276. pe.freq, pe.width, pe.rssi, pe.ts);
  3277. ATH10K_DFS_STAT_INC(ar, pulses_detected);
  3278. if (!ar->dfs_detector->add_pulse(ar->dfs_detector, &pe)) {
  3279. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3280. "dfs no pulse pattern detected, yet\n");
  3281. return;
  3282. }
  3283. radar_detected:
  3284. ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs radar detected\n");
  3285. ATH10K_DFS_STAT_INC(ar, radar_detected);
  3286. /* Control radar events reporting in debugfs file
  3287. dfs_block_radar_events */
  3288. if (ar->dfs_block_radar_events) {
  3289. ath10k_info(ar, "DFS Radar detected, but ignored as requested\n");
  3290. return;
  3291. }
  3292. ieee80211_radar_detected(ar->hw);
  3293. }
  3294. static int ath10k_dfs_fft_report(struct ath10k *ar,
  3295. struct wmi_phyerr_ev_arg *phyerr,
  3296. const struct phyerr_fft_report *fftr,
  3297. u64 tsf)
  3298. {
  3299. u32 reg0, reg1;
  3300. u8 rssi, peak_mag;
  3301. reg0 = __le32_to_cpu(fftr->reg0);
  3302. reg1 = __le32_to_cpu(fftr->reg1);
  3303. rssi = phyerr->rssi_combined;
  3304. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3305. "wmi phyerr fft report total_gain_db %d base_pwr_db %d fft_chn_idx %d peak_sidx %d\n",
  3306. MS(reg0, SEARCH_FFT_REPORT_REG0_TOTAL_GAIN_DB),
  3307. MS(reg0, SEARCH_FFT_REPORT_REG0_BASE_PWR_DB),
  3308. MS(reg0, SEARCH_FFT_REPORT_REG0_FFT_CHN_IDX),
  3309. MS(reg0, SEARCH_FFT_REPORT_REG0_PEAK_SIDX));
  3310. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3311. "wmi phyerr fft report rel_pwr_db %d avgpwr_db %d peak_mag %d num_store_bin %d\n",
  3312. MS(reg1, SEARCH_FFT_REPORT_REG1_RELPWR_DB),
  3313. MS(reg1, SEARCH_FFT_REPORT_REG1_AVGPWR_DB),
  3314. MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG),
  3315. MS(reg1, SEARCH_FFT_REPORT_REG1_NUM_STR_BINS_IB));
  3316. peak_mag = MS(reg1, SEARCH_FFT_REPORT_REG1_PEAK_MAG);
  3317. /* false event detection */
  3318. if (rssi == DFS_RSSI_POSSIBLY_FALSE &&
  3319. peak_mag < 2 * DFS_PEAK_MAG_THOLD_POSSIBLY_FALSE) {
  3320. ath10k_dbg(ar, ATH10K_DBG_REGULATORY, "dfs false pulse detected\n");
  3321. ATH10K_DFS_STAT_INC(ar, pulses_discarded);
  3322. return -EINVAL;
  3323. }
  3324. return 0;
  3325. }
  3326. void ath10k_wmi_event_dfs(struct ath10k *ar,
  3327. struct wmi_phyerr_ev_arg *phyerr,
  3328. u64 tsf)
  3329. {
  3330. int buf_len, tlv_len, res, i = 0;
  3331. const struct phyerr_tlv *tlv;
  3332. const struct phyerr_radar_report *rr;
  3333. const struct phyerr_fft_report *fftr;
  3334. const u8 *tlv_buf;
  3335. buf_len = phyerr->buf_len;
  3336. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3337. "wmi event dfs err_code %d rssi %d tsfl 0x%X tsf64 0x%llX len %d\n",
  3338. phyerr->phy_err_code, phyerr->rssi_combined,
  3339. phyerr->tsf_timestamp, tsf, buf_len);
  3340. /* Skip event if DFS disabled */
  3341. if (!IS_ENABLED(CONFIG_ATH10K_DFS_CERTIFIED))
  3342. return;
  3343. ATH10K_DFS_STAT_INC(ar, pulses_total);
  3344. while (i < buf_len) {
  3345. if (i + sizeof(*tlv) > buf_len) {
  3346. ath10k_warn(ar, "too short buf for tlv header (%d)\n",
  3347. i);
  3348. return;
  3349. }
  3350. tlv = (struct phyerr_tlv *)&phyerr->buf[i];
  3351. tlv_len = __le16_to_cpu(tlv->len);
  3352. tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
  3353. ath10k_dbg(ar, ATH10K_DBG_REGULATORY,
  3354. "wmi event dfs tlv_len %d tlv_tag 0x%02X tlv_sig 0x%02X\n",
  3355. tlv_len, tlv->tag, tlv->sig);
  3356. switch (tlv->tag) {
  3357. case PHYERR_TLV_TAG_RADAR_PULSE_SUMMARY:
  3358. if (i + sizeof(*tlv) + sizeof(*rr) > buf_len) {
  3359. ath10k_warn(ar, "too short radar pulse summary (%d)\n",
  3360. i);
  3361. return;
  3362. }
  3363. rr = (struct phyerr_radar_report *)tlv_buf;
  3364. ath10k_dfs_radar_report(ar, phyerr, rr, tsf);
  3365. break;
  3366. case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
  3367. if (i + sizeof(*tlv) + sizeof(*fftr) > buf_len) {
  3368. ath10k_warn(ar, "too short fft report (%d)\n",
  3369. i);
  3370. return;
  3371. }
  3372. fftr = (struct phyerr_fft_report *)tlv_buf;
  3373. res = ath10k_dfs_fft_report(ar, phyerr, fftr, tsf);
  3374. if (res)
  3375. return;
  3376. break;
  3377. }
  3378. i += sizeof(*tlv) + tlv_len;
  3379. }
  3380. }
  3381. void ath10k_wmi_event_spectral_scan(struct ath10k *ar,
  3382. struct wmi_phyerr_ev_arg *phyerr,
  3383. u64 tsf)
  3384. {
  3385. int buf_len, tlv_len, res, i = 0;
  3386. struct phyerr_tlv *tlv;
  3387. const void *tlv_buf;
  3388. const struct phyerr_fft_report *fftr;
  3389. size_t fftr_len;
  3390. buf_len = phyerr->buf_len;
  3391. while (i < buf_len) {
  3392. if (i + sizeof(*tlv) > buf_len) {
  3393. ath10k_warn(ar, "failed to parse phyerr tlv header at byte %d\n",
  3394. i);
  3395. return;
  3396. }
  3397. tlv = (struct phyerr_tlv *)&phyerr->buf[i];
  3398. tlv_len = __le16_to_cpu(tlv->len);
  3399. tlv_buf = &phyerr->buf[i + sizeof(*tlv)];
  3400. if (i + sizeof(*tlv) + tlv_len > buf_len) {
  3401. ath10k_warn(ar, "failed to parse phyerr tlv payload at byte %d\n",
  3402. i);
  3403. return;
  3404. }
  3405. switch (tlv->tag) {
  3406. case PHYERR_TLV_TAG_SEARCH_FFT_REPORT:
  3407. if (sizeof(*fftr) > tlv_len) {
  3408. ath10k_warn(ar, "failed to parse fft report at byte %d\n",
  3409. i);
  3410. return;
  3411. }
  3412. fftr_len = tlv_len - sizeof(*fftr);
  3413. fftr = tlv_buf;
  3414. res = ath10k_spectral_process_fft(ar, phyerr,
  3415. fftr, fftr_len,
  3416. tsf);
  3417. if (res < 0) {
  3418. ath10k_dbg(ar, ATH10K_DBG_WMI, "failed to process fft report: %d\n",
  3419. res);
  3420. return;
  3421. }
  3422. break;
  3423. }
  3424. i += sizeof(*tlv) + tlv_len;
  3425. }
  3426. }
  3427. static int ath10k_wmi_op_pull_phyerr_ev_hdr(struct ath10k *ar,
  3428. struct sk_buff *skb,
  3429. struct wmi_phyerr_hdr_arg *arg)
  3430. {
  3431. struct wmi_phyerr_event *ev = (void *)skb->data;
  3432. if (skb->len < sizeof(*ev))
  3433. return -EPROTO;
  3434. arg->num_phyerrs = __le32_to_cpu(ev->num_phyerrs);
  3435. arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
  3436. arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
  3437. arg->buf_len = skb->len - sizeof(*ev);
  3438. arg->phyerrs = ev->phyerrs;
  3439. return 0;
  3440. }
  3441. static int ath10k_wmi_10_4_op_pull_phyerr_ev_hdr(struct ath10k *ar,
  3442. struct sk_buff *skb,
  3443. struct wmi_phyerr_hdr_arg *arg)
  3444. {
  3445. struct wmi_10_4_phyerr_event *ev = (void *)skb->data;
  3446. if (skb->len < sizeof(*ev))
  3447. return -EPROTO;
  3448. /* 10.4 firmware always reports only one phyerr */
  3449. arg->num_phyerrs = 1;
  3450. arg->tsf_l32 = __le32_to_cpu(ev->tsf_l32);
  3451. arg->tsf_u32 = __le32_to_cpu(ev->tsf_u32);
  3452. arg->buf_len = skb->len;
  3453. arg->phyerrs = skb->data;
  3454. return 0;
  3455. }
  3456. int ath10k_wmi_op_pull_phyerr_ev(struct ath10k *ar,
  3457. const void *phyerr_buf,
  3458. int left_len,
  3459. struct wmi_phyerr_ev_arg *arg)
  3460. {
  3461. const struct wmi_phyerr *phyerr = phyerr_buf;
  3462. int i;
  3463. if (left_len < sizeof(*phyerr)) {
  3464. ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
  3465. left_len, sizeof(*phyerr));
  3466. return -EINVAL;
  3467. }
  3468. arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
  3469. arg->freq1 = __le16_to_cpu(phyerr->freq1);
  3470. arg->freq2 = __le16_to_cpu(phyerr->freq2);
  3471. arg->rssi_combined = phyerr->rssi_combined;
  3472. arg->chan_width_mhz = phyerr->chan_width_mhz;
  3473. arg->buf_len = __le32_to_cpu(phyerr->buf_len);
  3474. arg->buf = phyerr->buf;
  3475. arg->hdr_len = sizeof(*phyerr);
  3476. for (i = 0; i < 4; i++)
  3477. arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
  3478. switch (phyerr->phy_err_code) {
  3479. case PHY_ERROR_GEN_SPECTRAL_SCAN:
  3480. arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
  3481. break;
  3482. case PHY_ERROR_GEN_FALSE_RADAR_EXT:
  3483. arg->phy_err_code = PHY_ERROR_FALSE_RADAR_EXT;
  3484. break;
  3485. case PHY_ERROR_GEN_RADAR:
  3486. arg->phy_err_code = PHY_ERROR_RADAR;
  3487. break;
  3488. default:
  3489. arg->phy_err_code = PHY_ERROR_UNKNOWN;
  3490. break;
  3491. }
  3492. return 0;
  3493. }
  3494. static int ath10k_wmi_10_4_op_pull_phyerr_ev(struct ath10k *ar,
  3495. const void *phyerr_buf,
  3496. int left_len,
  3497. struct wmi_phyerr_ev_arg *arg)
  3498. {
  3499. const struct wmi_10_4_phyerr_event *phyerr = phyerr_buf;
  3500. u32 phy_err_mask;
  3501. int i;
  3502. if (left_len < sizeof(*phyerr)) {
  3503. ath10k_warn(ar, "wrong phyerr event head len %d (need: >=%zd)\n",
  3504. left_len, sizeof(*phyerr));
  3505. return -EINVAL;
  3506. }
  3507. arg->tsf_timestamp = __le32_to_cpu(phyerr->tsf_timestamp);
  3508. arg->freq1 = __le16_to_cpu(phyerr->freq1);
  3509. arg->freq2 = __le16_to_cpu(phyerr->freq2);
  3510. arg->rssi_combined = phyerr->rssi_combined;
  3511. arg->chan_width_mhz = phyerr->chan_width_mhz;
  3512. arg->buf_len = __le32_to_cpu(phyerr->buf_len);
  3513. arg->buf = phyerr->buf;
  3514. arg->hdr_len = sizeof(*phyerr);
  3515. for (i = 0; i < 4; i++)
  3516. arg->nf_chains[i] = __le16_to_cpu(phyerr->nf_chains[i]);
  3517. phy_err_mask = __le32_to_cpu(phyerr->phy_err_mask[0]);
  3518. if (phy_err_mask & PHY_ERROR_10_4_SPECTRAL_SCAN_MASK)
  3519. arg->phy_err_code = PHY_ERROR_SPECTRAL_SCAN;
  3520. else if (phy_err_mask & PHY_ERROR_10_4_RADAR_MASK)
  3521. arg->phy_err_code = PHY_ERROR_RADAR;
  3522. else
  3523. arg->phy_err_code = PHY_ERROR_UNKNOWN;
  3524. return 0;
  3525. }
  3526. void ath10k_wmi_event_phyerr(struct ath10k *ar, struct sk_buff *skb)
  3527. {
  3528. struct wmi_phyerr_hdr_arg hdr_arg = {};
  3529. struct wmi_phyerr_ev_arg phyerr_arg = {};
  3530. const void *phyerr;
  3531. u32 count, i, buf_len, phy_err_code;
  3532. u64 tsf;
  3533. int left_len, ret;
  3534. ATH10K_DFS_STAT_INC(ar, phy_errors);
  3535. ret = ath10k_wmi_pull_phyerr_hdr(ar, skb, &hdr_arg);
  3536. if (ret) {
  3537. ath10k_warn(ar, "failed to parse phyerr event hdr: %d\n", ret);
  3538. return;
  3539. }
  3540. /* Check number of included events */
  3541. count = hdr_arg.num_phyerrs;
  3542. left_len = hdr_arg.buf_len;
  3543. tsf = hdr_arg.tsf_u32;
  3544. tsf <<= 32;
  3545. tsf |= hdr_arg.tsf_l32;
  3546. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3547. "wmi event phyerr count %d tsf64 0x%llX\n",
  3548. count, tsf);
  3549. phyerr = hdr_arg.phyerrs;
  3550. for (i = 0; i < count; i++) {
  3551. ret = ath10k_wmi_pull_phyerr(ar, phyerr, left_len, &phyerr_arg);
  3552. if (ret) {
  3553. ath10k_warn(ar, "failed to parse phyerr event (%d)\n",
  3554. i);
  3555. return;
  3556. }
  3557. left_len -= phyerr_arg.hdr_len;
  3558. buf_len = phyerr_arg.buf_len;
  3559. phy_err_code = phyerr_arg.phy_err_code;
  3560. if (left_len < buf_len) {
  3561. ath10k_warn(ar, "single event (%d) wrong buf len\n", i);
  3562. return;
  3563. }
  3564. left_len -= buf_len;
  3565. switch (phy_err_code) {
  3566. case PHY_ERROR_RADAR:
  3567. ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
  3568. break;
  3569. case PHY_ERROR_SPECTRAL_SCAN:
  3570. ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
  3571. break;
  3572. case PHY_ERROR_FALSE_RADAR_EXT:
  3573. ath10k_wmi_event_dfs(ar, &phyerr_arg, tsf);
  3574. ath10k_wmi_event_spectral_scan(ar, &phyerr_arg, tsf);
  3575. break;
  3576. default:
  3577. break;
  3578. }
  3579. phyerr = phyerr + phyerr_arg.hdr_len + buf_len;
  3580. }
  3581. }
  3582. void ath10k_wmi_event_roam(struct ath10k *ar, struct sk_buff *skb)
  3583. {
  3584. struct wmi_roam_ev_arg arg = {};
  3585. int ret;
  3586. u32 vdev_id;
  3587. u32 reason;
  3588. s32 rssi;
  3589. ret = ath10k_wmi_pull_roam_ev(ar, skb, &arg);
  3590. if (ret) {
  3591. ath10k_warn(ar, "failed to parse roam event: %d\n", ret);
  3592. return;
  3593. }
  3594. vdev_id = __le32_to_cpu(arg.vdev_id);
  3595. reason = __le32_to_cpu(arg.reason);
  3596. rssi = __le32_to_cpu(arg.rssi);
  3597. rssi += WMI_SPECTRAL_NOISE_FLOOR_REF_DEFAULT;
  3598. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3599. "wmi roam event vdev %u reason 0x%08x rssi %d\n",
  3600. vdev_id, reason, rssi);
  3601. if (reason >= WMI_ROAM_REASON_MAX)
  3602. ath10k_warn(ar, "ignoring unknown roam event reason %d on vdev %i\n",
  3603. reason, vdev_id);
  3604. switch (reason) {
  3605. case WMI_ROAM_REASON_BEACON_MISS:
  3606. ath10k_mac_handle_beacon_miss(ar, vdev_id);
  3607. break;
  3608. case WMI_ROAM_REASON_BETTER_AP:
  3609. case WMI_ROAM_REASON_LOW_RSSI:
  3610. case WMI_ROAM_REASON_SUITABLE_AP_FOUND:
  3611. case WMI_ROAM_REASON_HO_FAILED:
  3612. ath10k_warn(ar, "ignoring not implemented roam event reason %d on vdev %i\n",
  3613. reason, vdev_id);
  3614. break;
  3615. }
  3616. }
  3617. void ath10k_wmi_event_profile_match(struct ath10k *ar, struct sk_buff *skb)
  3618. {
  3619. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PROFILE_MATCH\n");
  3620. }
  3621. void ath10k_wmi_event_debug_print(struct ath10k *ar, struct sk_buff *skb)
  3622. {
  3623. char buf[101], c;
  3624. int i;
  3625. for (i = 0; i < sizeof(buf) - 1; i++) {
  3626. if (i >= skb->len)
  3627. break;
  3628. c = skb->data[i];
  3629. if (c == '\0')
  3630. break;
  3631. if (isascii(c) && isprint(c))
  3632. buf[i] = c;
  3633. else
  3634. buf[i] = '.';
  3635. }
  3636. if (i == sizeof(buf) - 1)
  3637. ath10k_warn(ar, "wmi debug print truncated: %d\n", skb->len);
  3638. /* for some reason the debug prints end with \n, remove that */
  3639. if (skb->data[i - 1] == '\n')
  3640. i--;
  3641. /* the last byte is always reserved for the null character */
  3642. buf[i] = '\0';
  3643. ath10k_dbg(ar, ATH10K_DBG_WMI_PRINT, "wmi print '%s'\n", buf);
  3644. }
  3645. void ath10k_wmi_event_pdev_qvit(struct ath10k *ar, struct sk_buff *skb)
  3646. {
  3647. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_QVIT_EVENTID\n");
  3648. }
  3649. void ath10k_wmi_event_wlan_profile_data(struct ath10k *ar, struct sk_buff *skb)
  3650. {
  3651. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_WLAN_PROFILE_DATA_EVENTID\n");
  3652. }
  3653. void ath10k_wmi_event_rtt_measurement_report(struct ath10k *ar,
  3654. struct sk_buff *skb)
  3655. {
  3656. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_MEASUREMENT_REPORT_EVENTID\n");
  3657. }
  3658. void ath10k_wmi_event_tsf_measurement_report(struct ath10k *ar,
  3659. struct sk_buff *skb)
  3660. {
  3661. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TSF_MEASUREMENT_REPORT_EVENTID\n");
  3662. }
  3663. void ath10k_wmi_event_rtt_error_report(struct ath10k *ar, struct sk_buff *skb)
  3664. {
  3665. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_RTT_ERROR_REPORT_EVENTID\n");
  3666. }
  3667. void ath10k_wmi_event_wow_wakeup_host(struct ath10k *ar, struct sk_buff *skb)
  3668. {
  3669. struct wmi_wow_ev_arg ev = {};
  3670. int ret;
  3671. complete(&ar->wow.wakeup_completed);
  3672. ret = ath10k_wmi_pull_wow_event(ar, skb, &ev);
  3673. if (ret) {
  3674. ath10k_warn(ar, "failed to parse wow wakeup event: %d\n", ret);
  3675. return;
  3676. }
  3677. ath10k_dbg(ar, ATH10K_DBG_WMI, "wow wakeup host reason %s\n",
  3678. wow_reason(ev.wake_reason));
  3679. }
  3680. void ath10k_wmi_event_dcs_interference(struct ath10k *ar, struct sk_buff *skb)
  3681. {
  3682. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_DCS_INTERFERENCE_EVENTID\n");
  3683. }
  3684. static u8 ath10k_tpc_config_get_rate(struct ath10k *ar,
  3685. struct wmi_pdev_tpc_config_event *ev,
  3686. u32 rate_idx, u32 num_chains,
  3687. u32 rate_code, u8 type)
  3688. {
  3689. u8 tpc, num_streams, preamble, ch, stm_idx;
  3690. num_streams = ATH10K_HW_NSS(rate_code);
  3691. preamble = ATH10K_HW_PREAMBLE(rate_code);
  3692. ch = num_chains - 1;
  3693. tpc = min_t(u8, ev->rates_array[rate_idx], ev->max_reg_allow_pow[ch]);
  3694. if (__le32_to_cpu(ev->num_tx_chain) <= 1)
  3695. goto out;
  3696. if (preamble == WMI_RATE_PREAMBLE_CCK)
  3697. goto out;
  3698. stm_idx = num_streams - 1;
  3699. if (num_chains <= num_streams)
  3700. goto out;
  3701. switch (type) {
  3702. case WMI_TPC_TABLE_TYPE_STBC:
  3703. tpc = min_t(u8, tpc,
  3704. ev->max_reg_allow_pow_agstbc[ch - 1][stm_idx]);
  3705. break;
  3706. case WMI_TPC_TABLE_TYPE_TXBF:
  3707. tpc = min_t(u8, tpc,
  3708. ev->max_reg_allow_pow_agtxbf[ch - 1][stm_idx]);
  3709. break;
  3710. case WMI_TPC_TABLE_TYPE_CDD:
  3711. tpc = min_t(u8, tpc,
  3712. ev->max_reg_allow_pow_agcdd[ch - 1][stm_idx]);
  3713. break;
  3714. default:
  3715. ath10k_warn(ar, "unknown wmi tpc table type: %d\n", type);
  3716. tpc = 0;
  3717. break;
  3718. }
  3719. out:
  3720. return tpc;
  3721. }
  3722. static void ath10k_tpc_config_disp_tables(struct ath10k *ar,
  3723. struct wmi_pdev_tpc_config_event *ev,
  3724. struct ath10k_tpc_stats *tpc_stats,
  3725. u8 *rate_code, u16 *pream_table, u8 type)
  3726. {
  3727. u32 i, j, pream_idx, flags;
  3728. u8 tpc[WMI_TPC_TX_N_CHAIN];
  3729. char tpc_value[WMI_TPC_TX_N_CHAIN * WMI_TPC_BUF_SIZE];
  3730. char buff[WMI_TPC_BUF_SIZE];
  3731. flags = __le32_to_cpu(ev->flags);
  3732. switch (type) {
  3733. case WMI_TPC_TABLE_TYPE_CDD:
  3734. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_CDD)) {
  3735. ath10k_dbg(ar, ATH10K_DBG_WMI, "CDD not supported\n");
  3736. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3737. return;
  3738. }
  3739. break;
  3740. case WMI_TPC_TABLE_TYPE_STBC:
  3741. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_STBC)) {
  3742. ath10k_dbg(ar, ATH10K_DBG_WMI, "STBC not supported\n");
  3743. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3744. return;
  3745. }
  3746. break;
  3747. case WMI_TPC_TABLE_TYPE_TXBF:
  3748. if (!(flags & WMI_TPC_CONFIG_EVENT_FLAG_TABLE_TXBF)) {
  3749. ath10k_dbg(ar, ATH10K_DBG_WMI, "TXBF not supported\n");
  3750. tpc_stats->flag[type] = ATH10K_TPC_TABLE_TYPE_FLAG;
  3751. return;
  3752. }
  3753. break;
  3754. default:
  3755. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3756. "invalid table type in wmi tpc event: %d\n", type);
  3757. return;
  3758. }
  3759. pream_idx = 0;
  3760. for (i = 0; i < __le32_to_cpu(ev->rate_max); i++) {
  3761. memset(tpc_value, 0, sizeof(tpc_value));
  3762. memset(buff, 0, sizeof(buff));
  3763. if (i == pream_table[pream_idx])
  3764. pream_idx++;
  3765. for (j = 0; j < WMI_TPC_TX_N_CHAIN; j++) {
  3766. if (j >= __le32_to_cpu(ev->num_tx_chain))
  3767. break;
  3768. tpc[j] = ath10k_tpc_config_get_rate(ar, ev, i, j + 1,
  3769. rate_code[i],
  3770. type);
  3771. snprintf(buff, sizeof(buff), "%8d ", tpc[j]);
  3772. strncat(tpc_value, buff, strlen(buff));
  3773. }
  3774. tpc_stats->tpc_table[type].pream_idx[i] = pream_idx;
  3775. tpc_stats->tpc_table[type].rate_code[i] = rate_code[i];
  3776. memcpy(tpc_stats->tpc_table[type].tpc_value[i],
  3777. tpc_value, sizeof(tpc_value));
  3778. }
  3779. }
  3780. void ath10k_wmi_event_pdev_tpc_config(struct ath10k *ar, struct sk_buff *skb)
  3781. {
  3782. u32 i, j, pream_idx, num_tx_chain;
  3783. u8 rate_code[WMI_TPC_RATE_MAX], rate_idx;
  3784. u16 pream_table[WMI_TPC_PREAM_TABLE_MAX];
  3785. struct wmi_pdev_tpc_config_event *ev;
  3786. struct ath10k_tpc_stats *tpc_stats;
  3787. ev = (struct wmi_pdev_tpc_config_event *)skb->data;
  3788. tpc_stats = kzalloc(sizeof(*tpc_stats), GFP_ATOMIC);
  3789. if (!tpc_stats)
  3790. return;
  3791. /* Create the rate code table based on the chains supported */
  3792. rate_idx = 0;
  3793. pream_idx = 0;
  3794. /* Fill CCK rate code */
  3795. for (i = 0; i < 4; i++) {
  3796. rate_code[rate_idx] =
  3797. ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_CCK);
  3798. rate_idx++;
  3799. }
  3800. pream_table[pream_idx] = rate_idx;
  3801. pream_idx++;
  3802. /* Fill OFDM rate code */
  3803. for (i = 0; i < 8; i++) {
  3804. rate_code[rate_idx] =
  3805. ATH10K_HW_RATECODE(i, 0, WMI_RATE_PREAMBLE_OFDM);
  3806. rate_idx++;
  3807. }
  3808. pream_table[pream_idx] = rate_idx;
  3809. pream_idx++;
  3810. num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  3811. /* Fill HT20 rate code */
  3812. for (i = 0; i < num_tx_chain; i++) {
  3813. for (j = 0; j < 8; j++) {
  3814. rate_code[rate_idx] =
  3815. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
  3816. rate_idx++;
  3817. }
  3818. }
  3819. pream_table[pream_idx] = rate_idx;
  3820. pream_idx++;
  3821. /* Fill HT40 rate code */
  3822. for (i = 0; i < num_tx_chain; i++) {
  3823. for (j = 0; j < 8; j++) {
  3824. rate_code[rate_idx] =
  3825. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_HT);
  3826. rate_idx++;
  3827. }
  3828. }
  3829. pream_table[pream_idx] = rate_idx;
  3830. pream_idx++;
  3831. /* Fill VHT20 rate code */
  3832. for (i = 0; i < __le32_to_cpu(ev->num_tx_chain); i++) {
  3833. for (j = 0; j < 10; j++) {
  3834. rate_code[rate_idx] =
  3835. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  3836. rate_idx++;
  3837. }
  3838. }
  3839. pream_table[pream_idx] = rate_idx;
  3840. pream_idx++;
  3841. /* Fill VHT40 rate code */
  3842. for (i = 0; i < num_tx_chain; i++) {
  3843. for (j = 0; j < 10; j++) {
  3844. rate_code[rate_idx] =
  3845. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  3846. rate_idx++;
  3847. }
  3848. }
  3849. pream_table[pream_idx] = rate_idx;
  3850. pream_idx++;
  3851. /* Fill VHT80 rate code */
  3852. for (i = 0; i < num_tx_chain; i++) {
  3853. for (j = 0; j < 10; j++) {
  3854. rate_code[rate_idx] =
  3855. ATH10K_HW_RATECODE(j, i, WMI_RATE_PREAMBLE_VHT);
  3856. rate_idx++;
  3857. }
  3858. }
  3859. pream_table[pream_idx] = rate_idx;
  3860. pream_idx++;
  3861. rate_code[rate_idx++] =
  3862. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
  3863. rate_code[rate_idx++] =
  3864. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  3865. rate_code[rate_idx++] =
  3866. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_CCK);
  3867. rate_code[rate_idx++] =
  3868. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  3869. rate_code[rate_idx++] =
  3870. ATH10K_HW_RATECODE(0, 0, WMI_RATE_PREAMBLE_OFDM);
  3871. pream_table[pream_idx] = ATH10K_TPC_PREAM_TABLE_END;
  3872. tpc_stats->chan_freq = __le32_to_cpu(ev->chan_freq);
  3873. tpc_stats->phy_mode = __le32_to_cpu(ev->phy_mode);
  3874. tpc_stats->ctl = __le32_to_cpu(ev->ctl);
  3875. tpc_stats->reg_domain = __le32_to_cpu(ev->reg_domain);
  3876. tpc_stats->twice_antenna_gain = a_sle32_to_cpu(ev->twice_antenna_gain);
  3877. tpc_stats->twice_antenna_reduction =
  3878. __le32_to_cpu(ev->twice_antenna_reduction);
  3879. tpc_stats->power_limit = __le32_to_cpu(ev->power_limit);
  3880. tpc_stats->twice_max_rd_power = __le32_to_cpu(ev->twice_max_rd_power);
  3881. tpc_stats->num_tx_chain = __le32_to_cpu(ev->num_tx_chain);
  3882. tpc_stats->rate_max = __le32_to_cpu(ev->rate_max);
  3883. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  3884. rate_code, pream_table,
  3885. WMI_TPC_TABLE_TYPE_CDD);
  3886. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  3887. rate_code, pream_table,
  3888. WMI_TPC_TABLE_TYPE_STBC);
  3889. ath10k_tpc_config_disp_tables(ar, ev, tpc_stats,
  3890. rate_code, pream_table,
  3891. WMI_TPC_TABLE_TYPE_TXBF);
  3892. ath10k_debug_tpc_stats_process(ar, tpc_stats);
  3893. ath10k_dbg(ar, ATH10K_DBG_WMI,
  3894. "wmi event tpc config channel %d mode %d ctl %d regd %d gain %d %d limit %d max_power %d tx_chanins %d rates %d\n",
  3895. __le32_to_cpu(ev->chan_freq),
  3896. __le32_to_cpu(ev->phy_mode),
  3897. __le32_to_cpu(ev->ctl),
  3898. __le32_to_cpu(ev->reg_domain),
  3899. a_sle32_to_cpu(ev->twice_antenna_gain),
  3900. __le32_to_cpu(ev->twice_antenna_reduction),
  3901. __le32_to_cpu(ev->power_limit),
  3902. __le32_to_cpu(ev->twice_max_rd_power) / 2,
  3903. __le32_to_cpu(ev->num_tx_chain),
  3904. __le32_to_cpu(ev->rate_max));
  3905. }
  3906. void ath10k_wmi_event_pdev_ftm_intg(struct ath10k *ar, struct sk_buff *skb)
  3907. {
  3908. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_PDEV_FTM_INTG_EVENTID\n");
  3909. }
  3910. void ath10k_wmi_event_gtk_offload_status(struct ath10k *ar, struct sk_buff *skb)
  3911. {
  3912. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_OFFLOAD_STATUS_EVENTID\n");
  3913. }
  3914. void ath10k_wmi_event_gtk_rekey_fail(struct ath10k *ar, struct sk_buff *skb)
  3915. {
  3916. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_GTK_REKEY_FAIL_EVENTID\n");
  3917. }
  3918. void ath10k_wmi_event_delba_complete(struct ath10k *ar, struct sk_buff *skb)
  3919. {
  3920. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_DELBA_COMPLETE_EVENTID\n");
  3921. }
  3922. void ath10k_wmi_event_addba_complete(struct ath10k *ar, struct sk_buff *skb)
  3923. {
  3924. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_TX_ADDBA_COMPLETE_EVENTID\n");
  3925. }
  3926. void ath10k_wmi_event_vdev_install_key_complete(struct ath10k *ar,
  3927. struct sk_buff *skb)
  3928. {
  3929. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID\n");
  3930. }
  3931. void ath10k_wmi_event_inst_rssi_stats(struct ath10k *ar, struct sk_buff *skb)
  3932. {
  3933. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_INST_RSSI_STATS_EVENTID\n");
  3934. }
  3935. void ath10k_wmi_event_vdev_standby_req(struct ath10k *ar, struct sk_buff *skb)
  3936. {
  3937. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_STANDBY_REQ_EVENTID\n");
  3938. }
  3939. void ath10k_wmi_event_vdev_resume_req(struct ath10k *ar, struct sk_buff *skb)
  3940. {
  3941. ath10k_dbg(ar, ATH10K_DBG_WMI, "WMI_VDEV_RESUME_REQ_EVENTID\n");
  3942. }
  3943. static int ath10k_wmi_alloc_chunk(struct ath10k *ar, u32 req_id,
  3944. u32 num_units, u32 unit_len)
  3945. {
  3946. dma_addr_t paddr;
  3947. u32 pool_size = 0;
  3948. int idx = ar->wmi.num_mem_chunks;
  3949. void *vaddr = NULL;
  3950. if (ar->wmi.num_mem_chunks == ARRAY_SIZE(ar->wmi.mem_chunks))
  3951. return -ENOMEM;
  3952. while (!vaddr && num_units) {
  3953. pool_size = num_units * round_up(unit_len, 4);
  3954. if (!pool_size)
  3955. return -EINVAL;
  3956. vaddr = kzalloc(pool_size, GFP_KERNEL | __GFP_NOWARN);
  3957. if (!vaddr)
  3958. num_units /= 2;
  3959. }
  3960. if (!num_units)
  3961. return -ENOMEM;
  3962. paddr = dma_map_single(ar->dev, vaddr, pool_size, DMA_BIDIRECTIONAL);
  3963. if (dma_mapping_error(ar->dev, paddr)) {
  3964. kfree(vaddr);
  3965. return -ENOMEM;
  3966. }
  3967. ar->wmi.mem_chunks[idx].vaddr = vaddr;
  3968. ar->wmi.mem_chunks[idx].paddr = paddr;
  3969. ar->wmi.mem_chunks[idx].len = pool_size;
  3970. ar->wmi.mem_chunks[idx].req_id = req_id;
  3971. ar->wmi.num_mem_chunks++;
  3972. return num_units;
  3973. }
  3974. static int ath10k_wmi_alloc_host_mem(struct ath10k *ar, u32 req_id,
  3975. u32 num_units, u32 unit_len)
  3976. {
  3977. int ret;
  3978. while (num_units) {
  3979. ret = ath10k_wmi_alloc_chunk(ar, req_id, num_units, unit_len);
  3980. if (ret < 0)
  3981. return ret;
  3982. num_units -= ret;
  3983. }
  3984. return 0;
  3985. }
  3986. static bool
  3987. ath10k_wmi_is_host_mem_allocated(struct ath10k *ar,
  3988. const struct wlan_host_mem_req **mem_reqs,
  3989. u32 num_mem_reqs)
  3990. {
  3991. u32 req_id, num_units, unit_size, num_unit_info;
  3992. u32 pool_size;
  3993. int i, j;
  3994. bool found;
  3995. if (ar->wmi.num_mem_chunks != num_mem_reqs)
  3996. return false;
  3997. for (i = 0; i < num_mem_reqs; ++i) {
  3998. req_id = __le32_to_cpu(mem_reqs[i]->req_id);
  3999. num_units = __le32_to_cpu(mem_reqs[i]->num_units);
  4000. unit_size = __le32_to_cpu(mem_reqs[i]->unit_size);
  4001. num_unit_info = __le32_to_cpu(mem_reqs[i]->num_unit_info);
  4002. if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
  4003. if (ar->num_active_peers)
  4004. num_units = ar->num_active_peers + 1;
  4005. else
  4006. num_units = ar->max_num_peers + 1;
  4007. } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
  4008. num_units = ar->max_num_peers + 1;
  4009. } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
  4010. num_units = ar->max_num_vdevs + 1;
  4011. }
  4012. found = false;
  4013. for (j = 0; j < ar->wmi.num_mem_chunks; j++) {
  4014. if (ar->wmi.mem_chunks[j].req_id == req_id) {
  4015. pool_size = num_units * round_up(unit_size, 4);
  4016. if (ar->wmi.mem_chunks[j].len == pool_size) {
  4017. found = true;
  4018. break;
  4019. }
  4020. }
  4021. }
  4022. if (!found)
  4023. return false;
  4024. }
  4025. return true;
  4026. }
  4027. static int
  4028. ath10k_wmi_main_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4029. struct wmi_svc_rdy_ev_arg *arg)
  4030. {
  4031. struct wmi_service_ready_event *ev;
  4032. size_t i, n;
  4033. if (skb->len < sizeof(*ev))
  4034. return -EPROTO;
  4035. ev = (void *)skb->data;
  4036. skb_pull(skb, sizeof(*ev));
  4037. arg->min_tx_power = ev->hw_min_tx_power;
  4038. arg->max_tx_power = ev->hw_max_tx_power;
  4039. arg->ht_cap = ev->ht_cap_info;
  4040. arg->vht_cap = ev->vht_cap_info;
  4041. arg->sw_ver0 = ev->sw_version;
  4042. arg->sw_ver1 = ev->sw_version_1;
  4043. arg->phy_capab = ev->phy_capability;
  4044. arg->num_rf_chains = ev->num_rf_chains;
  4045. arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
  4046. arg->num_mem_reqs = ev->num_mem_reqs;
  4047. arg->service_map = ev->wmi_service_bitmap;
  4048. arg->service_map_len = sizeof(ev->wmi_service_bitmap);
  4049. n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
  4050. ARRAY_SIZE(arg->mem_reqs));
  4051. for (i = 0; i < n; i++)
  4052. arg->mem_reqs[i] = &ev->mem_reqs[i];
  4053. if (skb->len <
  4054. __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
  4055. return -EPROTO;
  4056. return 0;
  4057. }
  4058. static int
  4059. ath10k_wmi_10x_op_pull_svc_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4060. struct wmi_svc_rdy_ev_arg *arg)
  4061. {
  4062. struct wmi_10x_service_ready_event *ev;
  4063. int i, n;
  4064. if (skb->len < sizeof(*ev))
  4065. return -EPROTO;
  4066. ev = (void *)skb->data;
  4067. skb_pull(skb, sizeof(*ev));
  4068. arg->min_tx_power = ev->hw_min_tx_power;
  4069. arg->max_tx_power = ev->hw_max_tx_power;
  4070. arg->ht_cap = ev->ht_cap_info;
  4071. arg->vht_cap = ev->vht_cap_info;
  4072. arg->sw_ver0 = ev->sw_version;
  4073. arg->phy_capab = ev->phy_capability;
  4074. arg->num_rf_chains = ev->num_rf_chains;
  4075. arg->eeprom_rd = ev->hal_reg_capabilities.eeprom_rd;
  4076. arg->num_mem_reqs = ev->num_mem_reqs;
  4077. arg->service_map = ev->wmi_service_bitmap;
  4078. arg->service_map_len = sizeof(ev->wmi_service_bitmap);
  4079. n = min_t(size_t, __le32_to_cpu(arg->num_mem_reqs),
  4080. ARRAY_SIZE(arg->mem_reqs));
  4081. for (i = 0; i < n; i++)
  4082. arg->mem_reqs[i] = &ev->mem_reqs[i];
  4083. if (skb->len <
  4084. __le32_to_cpu(arg->num_mem_reqs) * sizeof(arg->mem_reqs[0]))
  4085. return -EPROTO;
  4086. return 0;
  4087. }
  4088. static void ath10k_wmi_event_service_ready_work(struct work_struct *work)
  4089. {
  4090. struct ath10k *ar = container_of(work, struct ath10k, svc_rdy_work);
  4091. struct sk_buff *skb = ar->svc_rdy_skb;
  4092. struct wmi_svc_rdy_ev_arg arg = {};
  4093. u32 num_units, req_id, unit_size, num_mem_reqs, num_unit_info, i;
  4094. int ret;
  4095. bool allocated;
  4096. if (!skb) {
  4097. ath10k_warn(ar, "invalid service ready event skb\n");
  4098. return;
  4099. }
  4100. ret = ath10k_wmi_pull_svc_rdy(ar, skb, &arg);
  4101. if (ret) {
  4102. ath10k_warn(ar, "failed to parse service ready: %d\n", ret);
  4103. return;
  4104. }
  4105. memset(&ar->wmi.svc_map, 0, sizeof(ar->wmi.svc_map));
  4106. ath10k_wmi_map_svc(ar, arg.service_map, ar->wmi.svc_map,
  4107. arg.service_map_len);
  4108. ar->hw_min_tx_power = __le32_to_cpu(arg.min_tx_power);
  4109. ar->hw_max_tx_power = __le32_to_cpu(arg.max_tx_power);
  4110. ar->ht_cap_info = __le32_to_cpu(arg.ht_cap);
  4111. ar->vht_cap_info = __le32_to_cpu(arg.vht_cap);
  4112. ar->fw_version_major =
  4113. (__le32_to_cpu(arg.sw_ver0) & 0xff000000) >> 24;
  4114. ar->fw_version_minor = (__le32_to_cpu(arg.sw_ver0) & 0x00ffffff);
  4115. ar->fw_version_release =
  4116. (__le32_to_cpu(arg.sw_ver1) & 0xffff0000) >> 16;
  4117. ar->fw_version_build = (__le32_to_cpu(arg.sw_ver1) & 0x0000ffff);
  4118. ar->phy_capability = __le32_to_cpu(arg.phy_capab);
  4119. ar->num_rf_chains = __le32_to_cpu(arg.num_rf_chains);
  4120. ar->hw_eeprom_rd = __le32_to_cpu(arg.eeprom_rd);
  4121. ath10k_dbg_dump(ar, ATH10K_DBG_WMI, NULL, "wmi svc: ",
  4122. arg.service_map, arg.service_map_len);
  4123. if (ar->num_rf_chains > ar->max_spatial_stream) {
  4124. ath10k_warn(ar, "hardware advertises support for more spatial streams than it should (%d > %d)\n",
  4125. ar->num_rf_chains, ar->max_spatial_stream);
  4126. ar->num_rf_chains = ar->max_spatial_stream;
  4127. }
  4128. if (!ar->cfg_tx_chainmask) {
  4129. ar->cfg_tx_chainmask = (1 << ar->num_rf_chains) - 1;
  4130. ar->cfg_rx_chainmask = (1 << ar->num_rf_chains) - 1;
  4131. }
  4132. if (strlen(ar->hw->wiphy->fw_version) == 0) {
  4133. snprintf(ar->hw->wiphy->fw_version,
  4134. sizeof(ar->hw->wiphy->fw_version),
  4135. "%u.%u.%u.%u",
  4136. ar->fw_version_major,
  4137. ar->fw_version_minor,
  4138. ar->fw_version_release,
  4139. ar->fw_version_build);
  4140. }
  4141. num_mem_reqs = __le32_to_cpu(arg.num_mem_reqs);
  4142. if (num_mem_reqs > WMI_MAX_MEM_REQS) {
  4143. ath10k_warn(ar, "requested memory chunks number (%d) exceeds the limit\n",
  4144. num_mem_reqs);
  4145. return;
  4146. }
  4147. if (test_bit(WMI_SERVICE_PEER_CACHING, ar->wmi.svc_map)) {
  4148. if (test_bit(ATH10K_FW_FEATURE_PEER_FLOW_CONTROL,
  4149. ar->running_fw->fw_file.fw_features))
  4150. ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS_PFC +
  4151. ar->max_num_vdevs;
  4152. else
  4153. ar->num_active_peers = TARGET_10_4_QCACHE_ACTIVE_PEERS +
  4154. ar->max_num_vdevs;
  4155. ar->max_num_peers = TARGET_10_4_NUM_QCACHE_PEERS_MAX +
  4156. ar->max_num_vdevs;
  4157. ar->num_tids = ar->num_active_peers * 2;
  4158. ar->max_num_stations = TARGET_10_4_NUM_QCACHE_PEERS_MAX;
  4159. }
  4160. /* TODO: Adjust max peer count for cases like WMI_SERVICE_RATECTRL_CACHE
  4161. * and WMI_SERVICE_IRAM_TIDS, etc.
  4162. */
  4163. allocated = ath10k_wmi_is_host_mem_allocated(ar, arg.mem_reqs,
  4164. num_mem_reqs);
  4165. if (allocated)
  4166. goto skip_mem_alloc;
  4167. /* Either this event is received during boot time or there is a change
  4168. * in memory requirement from firmware when compared to last request.
  4169. * Free any old memory and do a fresh allocation based on the current
  4170. * memory requirement.
  4171. */
  4172. ath10k_wmi_free_host_mem(ar);
  4173. for (i = 0; i < num_mem_reqs; ++i) {
  4174. req_id = __le32_to_cpu(arg.mem_reqs[i]->req_id);
  4175. num_units = __le32_to_cpu(arg.mem_reqs[i]->num_units);
  4176. unit_size = __le32_to_cpu(arg.mem_reqs[i]->unit_size);
  4177. num_unit_info = __le32_to_cpu(arg.mem_reqs[i]->num_unit_info);
  4178. if (num_unit_info & NUM_UNITS_IS_NUM_ACTIVE_PEERS) {
  4179. if (ar->num_active_peers)
  4180. num_units = ar->num_active_peers + 1;
  4181. else
  4182. num_units = ar->max_num_peers + 1;
  4183. } else if (num_unit_info & NUM_UNITS_IS_NUM_PEERS) {
  4184. /* number of units to allocate is number of
  4185. * peers, 1 extra for self peer on target */
  4186. /* this needs to be tied, host and target
  4187. * can get out of sync */
  4188. num_units = ar->max_num_peers + 1;
  4189. } else if (num_unit_info & NUM_UNITS_IS_NUM_VDEVS) {
  4190. num_units = ar->max_num_vdevs + 1;
  4191. }
  4192. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4193. "wmi mem_req_id %d num_units %d num_unit_info %d unit size %d actual units %d\n",
  4194. req_id,
  4195. __le32_to_cpu(arg.mem_reqs[i]->num_units),
  4196. num_unit_info,
  4197. unit_size,
  4198. num_units);
  4199. ret = ath10k_wmi_alloc_host_mem(ar, req_id, num_units,
  4200. unit_size);
  4201. if (ret)
  4202. return;
  4203. }
  4204. skip_mem_alloc:
  4205. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4206. "wmi event service ready min_tx_power 0x%08x max_tx_power 0x%08x ht_cap 0x%08x vht_cap 0x%08x sw_ver0 0x%08x sw_ver1 0x%08x fw_build 0x%08x phy_capab 0x%08x num_rf_chains 0x%08x eeprom_rd 0x%08x num_mem_reqs 0x%08x\n",
  4207. __le32_to_cpu(arg.min_tx_power),
  4208. __le32_to_cpu(arg.max_tx_power),
  4209. __le32_to_cpu(arg.ht_cap),
  4210. __le32_to_cpu(arg.vht_cap),
  4211. __le32_to_cpu(arg.sw_ver0),
  4212. __le32_to_cpu(arg.sw_ver1),
  4213. __le32_to_cpu(arg.fw_build),
  4214. __le32_to_cpu(arg.phy_capab),
  4215. __le32_to_cpu(arg.num_rf_chains),
  4216. __le32_to_cpu(arg.eeprom_rd),
  4217. __le32_to_cpu(arg.num_mem_reqs));
  4218. dev_kfree_skb(skb);
  4219. ar->svc_rdy_skb = NULL;
  4220. complete(&ar->wmi.service_ready);
  4221. }
  4222. void ath10k_wmi_event_service_ready(struct ath10k *ar, struct sk_buff *skb)
  4223. {
  4224. ar->svc_rdy_skb = skb;
  4225. queue_work(ar->workqueue_aux, &ar->svc_rdy_work);
  4226. }
  4227. static int ath10k_wmi_op_pull_rdy_ev(struct ath10k *ar, struct sk_buff *skb,
  4228. struct wmi_rdy_ev_arg *arg)
  4229. {
  4230. struct wmi_ready_event *ev = (void *)skb->data;
  4231. if (skb->len < sizeof(*ev))
  4232. return -EPROTO;
  4233. skb_pull(skb, sizeof(*ev));
  4234. arg->sw_version = ev->sw_version;
  4235. arg->abi_version = ev->abi_version;
  4236. arg->status = ev->status;
  4237. arg->mac_addr = ev->mac_addr.addr;
  4238. return 0;
  4239. }
  4240. static int ath10k_wmi_op_pull_roam_ev(struct ath10k *ar, struct sk_buff *skb,
  4241. struct wmi_roam_ev_arg *arg)
  4242. {
  4243. struct wmi_roam_ev *ev = (void *)skb->data;
  4244. if (skb->len < sizeof(*ev))
  4245. return -EPROTO;
  4246. skb_pull(skb, sizeof(*ev));
  4247. arg->vdev_id = ev->vdev_id;
  4248. arg->reason = ev->reason;
  4249. return 0;
  4250. }
  4251. static int ath10k_wmi_op_pull_echo_ev(struct ath10k *ar,
  4252. struct sk_buff *skb,
  4253. struct wmi_echo_ev_arg *arg)
  4254. {
  4255. struct wmi_echo_event *ev = (void *)skb->data;
  4256. arg->value = ev->value;
  4257. return 0;
  4258. }
  4259. int ath10k_wmi_event_ready(struct ath10k *ar, struct sk_buff *skb)
  4260. {
  4261. struct wmi_rdy_ev_arg arg = {};
  4262. int ret;
  4263. ret = ath10k_wmi_pull_rdy(ar, skb, &arg);
  4264. if (ret) {
  4265. ath10k_warn(ar, "failed to parse ready event: %d\n", ret);
  4266. return ret;
  4267. }
  4268. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4269. "wmi event ready sw_version %u abi_version %u mac_addr %pM status %d\n",
  4270. __le32_to_cpu(arg.sw_version),
  4271. __le32_to_cpu(arg.abi_version),
  4272. arg.mac_addr,
  4273. __le32_to_cpu(arg.status));
  4274. ether_addr_copy(ar->mac_addr, arg.mac_addr);
  4275. complete(&ar->wmi.unified_ready);
  4276. return 0;
  4277. }
  4278. static int ath10k_wmi_event_temperature(struct ath10k *ar, struct sk_buff *skb)
  4279. {
  4280. const struct wmi_pdev_temperature_event *ev;
  4281. ev = (struct wmi_pdev_temperature_event *)skb->data;
  4282. if (WARN_ON(skb->len < sizeof(*ev)))
  4283. return -EPROTO;
  4284. ath10k_thermal_event_temperature(ar, __le32_to_cpu(ev->temperature));
  4285. return 0;
  4286. }
  4287. static int ath10k_wmi_event_pdev_bss_chan_info(struct ath10k *ar,
  4288. struct sk_buff *skb)
  4289. {
  4290. struct wmi_pdev_bss_chan_info_event *ev;
  4291. struct survey_info *survey;
  4292. u64 busy, total, tx, rx, rx_bss;
  4293. u32 freq, noise_floor;
  4294. u32 cc_freq_hz = ar->hw_params.channel_counters_freq_hz;
  4295. int idx;
  4296. ev = (struct wmi_pdev_bss_chan_info_event *)skb->data;
  4297. if (WARN_ON(skb->len < sizeof(*ev)))
  4298. return -EPROTO;
  4299. freq = __le32_to_cpu(ev->freq);
  4300. noise_floor = __le32_to_cpu(ev->noise_floor);
  4301. busy = __le64_to_cpu(ev->cycle_busy);
  4302. total = __le64_to_cpu(ev->cycle_total);
  4303. tx = __le64_to_cpu(ev->cycle_tx);
  4304. rx = __le64_to_cpu(ev->cycle_rx);
  4305. rx_bss = __le64_to_cpu(ev->cycle_rx_bss);
  4306. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4307. "wmi event pdev bss chan info:\n freq: %d noise: %d cycle: busy %llu total %llu tx %llu rx %llu rx_bss %llu\n",
  4308. freq, noise_floor, busy, total, tx, rx, rx_bss);
  4309. spin_lock_bh(&ar->data_lock);
  4310. idx = freq_to_idx(ar, freq);
  4311. if (idx >= ARRAY_SIZE(ar->survey)) {
  4312. ath10k_warn(ar, "bss chan info: invalid frequency %d (idx %d out of bounds)\n",
  4313. freq, idx);
  4314. goto exit;
  4315. }
  4316. survey = &ar->survey[idx];
  4317. survey->noise = noise_floor;
  4318. survey->time = div_u64(total, cc_freq_hz);
  4319. survey->time_busy = div_u64(busy, cc_freq_hz);
  4320. survey->time_rx = div_u64(rx_bss, cc_freq_hz);
  4321. survey->time_tx = div_u64(tx, cc_freq_hz);
  4322. survey->filled |= (SURVEY_INFO_NOISE_DBM |
  4323. SURVEY_INFO_TIME |
  4324. SURVEY_INFO_TIME_BUSY |
  4325. SURVEY_INFO_TIME_RX |
  4326. SURVEY_INFO_TIME_TX);
  4327. exit:
  4328. spin_unlock_bh(&ar->data_lock);
  4329. complete(&ar->bss_survey_done);
  4330. return 0;
  4331. }
  4332. static inline void ath10k_wmi_queue_set_coverage_class_work(struct ath10k *ar)
  4333. {
  4334. if (ar->hw_params.hw_ops->set_coverage_class) {
  4335. spin_lock_bh(&ar->data_lock);
  4336. /* This call only ensures that the modified coverage class
  4337. * persists in case the firmware sets the registers back to
  4338. * their default value. So calling it is only necessary if the
  4339. * coverage class has a non-zero value.
  4340. */
  4341. if (ar->fw_coverage.coverage_class)
  4342. queue_work(ar->workqueue, &ar->set_coverage_class_work);
  4343. spin_unlock_bh(&ar->data_lock);
  4344. }
  4345. }
  4346. static void ath10k_wmi_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4347. {
  4348. struct wmi_cmd_hdr *cmd_hdr;
  4349. enum wmi_event_id id;
  4350. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4351. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4352. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4353. goto out;
  4354. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4355. switch (id) {
  4356. case WMI_MGMT_RX_EVENTID:
  4357. ath10k_wmi_event_mgmt_rx(ar, skb);
  4358. /* mgmt_rx() owns the skb now! */
  4359. return;
  4360. case WMI_SCAN_EVENTID:
  4361. ath10k_wmi_event_scan(ar, skb);
  4362. ath10k_wmi_queue_set_coverage_class_work(ar);
  4363. break;
  4364. case WMI_CHAN_INFO_EVENTID:
  4365. ath10k_wmi_event_chan_info(ar, skb);
  4366. break;
  4367. case WMI_ECHO_EVENTID:
  4368. ath10k_wmi_event_echo(ar, skb);
  4369. break;
  4370. case WMI_DEBUG_MESG_EVENTID:
  4371. ath10k_wmi_event_debug_mesg(ar, skb);
  4372. ath10k_wmi_queue_set_coverage_class_work(ar);
  4373. break;
  4374. case WMI_UPDATE_STATS_EVENTID:
  4375. ath10k_wmi_event_update_stats(ar, skb);
  4376. break;
  4377. case WMI_VDEV_START_RESP_EVENTID:
  4378. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4379. ath10k_wmi_queue_set_coverage_class_work(ar);
  4380. break;
  4381. case WMI_VDEV_STOPPED_EVENTID:
  4382. ath10k_wmi_event_vdev_stopped(ar, skb);
  4383. ath10k_wmi_queue_set_coverage_class_work(ar);
  4384. break;
  4385. case WMI_PEER_STA_KICKOUT_EVENTID:
  4386. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4387. break;
  4388. case WMI_HOST_SWBA_EVENTID:
  4389. ath10k_wmi_event_host_swba(ar, skb);
  4390. break;
  4391. case WMI_TBTTOFFSET_UPDATE_EVENTID:
  4392. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4393. break;
  4394. case WMI_PHYERR_EVENTID:
  4395. ath10k_wmi_event_phyerr(ar, skb);
  4396. break;
  4397. case WMI_ROAM_EVENTID:
  4398. ath10k_wmi_event_roam(ar, skb);
  4399. ath10k_wmi_queue_set_coverage_class_work(ar);
  4400. break;
  4401. case WMI_PROFILE_MATCH:
  4402. ath10k_wmi_event_profile_match(ar, skb);
  4403. break;
  4404. case WMI_DEBUG_PRINT_EVENTID:
  4405. ath10k_wmi_event_debug_print(ar, skb);
  4406. ath10k_wmi_queue_set_coverage_class_work(ar);
  4407. break;
  4408. case WMI_PDEV_QVIT_EVENTID:
  4409. ath10k_wmi_event_pdev_qvit(ar, skb);
  4410. break;
  4411. case WMI_WLAN_PROFILE_DATA_EVENTID:
  4412. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4413. break;
  4414. case WMI_RTT_MEASUREMENT_REPORT_EVENTID:
  4415. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4416. break;
  4417. case WMI_TSF_MEASUREMENT_REPORT_EVENTID:
  4418. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4419. break;
  4420. case WMI_RTT_ERROR_REPORT_EVENTID:
  4421. ath10k_wmi_event_rtt_error_report(ar, skb);
  4422. break;
  4423. case WMI_WOW_WAKEUP_HOST_EVENTID:
  4424. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4425. break;
  4426. case WMI_DCS_INTERFERENCE_EVENTID:
  4427. ath10k_wmi_event_dcs_interference(ar, skb);
  4428. break;
  4429. case WMI_PDEV_TPC_CONFIG_EVENTID:
  4430. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4431. break;
  4432. case WMI_PDEV_FTM_INTG_EVENTID:
  4433. ath10k_wmi_event_pdev_ftm_intg(ar, skb);
  4434. break;
  4435. case WMI_GTK_OFFLOAD_STATUS_EVENTID:
  4436. ath10k_wmi_event_gtk_offload_status(ar, skb);
  4437. break;
  4438. case WMI_GTK_REKEY_FAIL_EVENTID:
  4439. ath10k_wmi_event_gtk_rekey_fail(ar, skb);
  4440. break;
  4441. case WMI_TX_DELBA_COMPLETE_EVENTID:
  4442. ath10k_wmi_event_delba_complete(ar, skb);
  4443. break;
  4444. case WMI_TX_ADDBA_COMPLETE_EVENTID:
  4445. ath10k_wmi_event_addba_complete(ar, skb);
  4446. break;
  4447. case WMI_VDEV_INSTALL_KEY_COMPLETE_EVENTID:
  4448. ath10k_wmi_event_vdev_install_key_complete(ar, skb);
  4449. break;
  4450. case WMI_SERVICE_READY_EVENTID:
  4451. ath10k_wmi_event_service_ready(ar, skb);
  4452. return;
  4453. case WMI_READY_EVENTID:
  4454. ath10k_wmi_event_ready(ar, skb);
  4455. ath10k_wmi_queue_set_coverage_class_work(ar);
  4456. break;
  4457. default:
  4458. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4459. break;
  4460. }
  4461. out:
  4462. dev_kfree_skb(skb);
  4463. }
  4464. static void ath10k_wmi_10_1_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4465. {
  4466. struct wmi_cmd_hdr *cmd_hdr;
  4467. enum wmi_10x_event_id id;
  4468. bool consumed;
  4469. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4470. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4471. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4472. goto out;
  4473. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4474. consumed = ath10k_tm_event_wmi(ar, id, skb);
  4475. /* Ready event must be handled normally also in UTF mode so that we
  4476. * know the UTF firmware has booted, others we are just bypass WMI
  4477. * events to testmode.
  4478. */
  4479. if (consumed && id != WMI_10X_READY_EVENTID) {
  4480. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4481. "wmi testmode consumed 0x%x\n", id);
  4482. goto out;
  4483. }
  4484. switch (id) {
  4485. case WMI_10X_MGMT_RX_EVENTID:
  4486. ath10k_wmi_event_mgmt_rx(ar, skb);
  4487. /* mgmt_rx() owns the skb now! */
  4488. return;
  4489. case WMI_10X_SCAN_EVENTID:
  4490. ath10k_wmi_event_scan(ar, skb);
  4491. ath10k_wmi_queue_set_coverage_class_work(ar);
  4492. break;
  4493. case WMI_10X_CHAN_INFO_EVENTID:
  4494. ath10k_wmi_event_chan_info(ar, skb);
  4495. break;
  4496. case WMI_10X_ECHO_EVENTID:
  4497. ath10k_wmi_event_echo(ar, skb);
  4498. break;
  4499. case WMI_10X_DEBUG_MESG_EVENTID:
  4500. ath10k_wmi_event_debug_mesg(ar, skb);
  4501. ath10k_wmi_queue_set_coverage_class_work(ar);
  4502. break;
  4503. case WMI_10X_UPDATE_STATS_EVENTID:
  4504. ath10k_wmi_event_update_stats(ar, skb);
  4505. break;
  4506. case WMI_10X_VDEV_START_RESP_EVENTID:
  4507. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4508. ath10k_wmi_queue_set_coverage_class_work(ar);
  4509. break;
  4510. case WMI_10X_VDEV_STOPPED_EVENTID:
  4511. ath10k_wmi_event_vdev_stopped(ar, skb);
  4512. ath10k_wmi_queue_set_coverage_class_work(ar);
  4513. break;
  4514. case WMI_10X_PEER_STA_KICKOUT_EVENTID:
  4515. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4516. break;
  4517. case WMI_10X_HOST_SWBA_EVENTID:
  4518. ath10k_wmi_event_host_swba(ar, skb);
  4519. break;
  4520. case WMI_10X_TBTTOFFSET_UPDATE_EVENTID:
  4521. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4522. break;
  4523. case WMI_10X_PHYERR_EVENTID:
  4524. ath10k_wmi_event_phyerr(ar, skb);
  4525. break;
  4526. case WMI_10X_ROAM_EVENTID:
  4527. ath10k_wmi_event_roam(ar, skb);
  4528. ath10k_wmi_queue_set_coverage_class_work(ar);
  4529. break;
  4530. case WMI_10X_PROFILE_MATCH:
  4531. ath10k_wmi_event_profile_match(ar, skb);
  4532. break;
  4533. case WMI_10X_DEBUG_PRINT_EVENTID:
  4534. ath10k_wmi_event_debug_print(ar, skb);
  4535. ath10k_wmi_queue_set_coverage_class_work(ar);
  4536. break;
  4537. case WMI_10X_PDEV_QVIT_EVENTID:
  4538. ath10k_wmi_event_pdev_qvit(ar, skb);
  4539. break;
  4540. case WMI_10X_WLAN_PROFILE_DATA_EVENTID:
  4541. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4542. break;
  4543. case WMI_10X_RTT_MEASUREMENT_REPORT_EVENTID:
  4544. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4545. break;
  4546. case WMI_10X_TSF_MEASUREMENT_REPORT_EVENTID:
  4547. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4548. break;
  4549. case WMI_10X_RTT_ERROR_REPORT_EVENTID:
  4550. ath10k_wmi_event_rtt_error_report(ar, skb);
  4551. break;
  4552. case WMI_10X_WOW_WAKEUP_HOST_EVENTID:
  4553. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4554. break;
  4555. case WMI_10X_DCS_INTERFERENCE_EVENTID:
  4556. ath10k_wmi_event_dcs_interference(ar, skb);
  4557. break;
  4558. case WMI_10X_PDEV_TPC_CONFIG_EVENTID:
  4559. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4560. break;
  4561. case WMI_10X_INST_RSSI_STATS_EVENTID:
  4562. ath10k_wmi_event_inst_rssi_stats(ar, skb);
  4563. break;
  4564. case WMI_10X_VDEV_STANDBY_REQ_EVENTID:
  4565. ath10k_wmi_event_vdev_standby_req(ar, skb);
  4566. break;
  4567. case WMI_10X_VDEV_RESUME_REQ_EVENTID:
  4568. ath10k_wmi_event_vdev_resume_req(ar, skb);
  4569. break;
  4570. case WMI_10X_SERVICE_READY_EVENTID:
  4571. ath10k_wmi_event_service_ready(ar, skb);
  4572. return;
  4573. case WMI_10X_READY_EVENTID:
  4574. ath10k_wmi_event_ready(ar, skb);
  4575. ath10k_wmi_queue_set_coverage_class_work(ar);
  4576. break;
  4577. case WMI_10X_PDEV_UTF_EVENTID:
  4578. /* ignore utf events */
  4579. break;
  4580. default:
  4581. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4582. break;
  4583. }
  4584. out:
  4585. dev_kfree_skb(skb);
  4586. }
  4587. static void ath10k_wmi_10_2_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4588. {
  4589. struct wmi_cmd_hdr *cmd_hdr;
  4590. enum wmi_10_2_event_id id;
  4591. bool consumed;
  4592. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4593. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4594. if (skb_pull(skb, sizeof(struct wmi_cmd_hdr)) == NULL)
  4595. goto out;
  4596. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4597. consumed = ath10k_tm_event_wmi(ar, id, skb);
  4598. /* Ready event must be handled normally also in UTF mode so that we
  4599. * know the UTF firmware has booted, others we are just bypass WMI
  4600. * events to testmode.
  4601. */
  4602. if (consumed && id != WMI_10_2_READY_EVENTID) {
  4603. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4604. "wmi testmode consumed 0x%x\n", id);
  4605. goto out;
  4606. }
  4607. switch (id) {
  4608. case WMI_10_2_MGMT_RX_EVENTID:
  4609. ath10k_wmi_event_mgmt_rx(ar, skb);
  4610. /* mgmt_rx() owns the skb now! */
  4611. return;
  4612. case WMI_10_2_SCAN_EVENTID:
  4613. ath10k_wmi_event_scan(ar, skb);
  4614. ath10k_wmi_queue_set_coverage_class_work(ar);
  4615. break;
  4616. case WMI_10_2_CHAN_INFO_EVENTID:
  4617. ath10k_wmi_event_chan_info(ar, skb);
  4618. break;
  4619. case WMI_10_2_ECHO_EVENTID:
  4620. ath10k_wmi_event_echo(ar, skb);
  4621. break;
  4622. case WMI_10_2_DEBUG_MESG_EVENTID:
  4623. ath10k_wmi_event_debug_mesg(ar, skb);
  4624. ath10k_wmi_queue_set_coverage_class_work(ar);
  4625. break;
  4626. case WMI_10_2_UPDATE_STATS_EVENTID:
  4627. ath10k_wmi_event_update_stats(ar, skb);
  4628. break;
  4629. case WMI_10_2_VDEV_START_RESP_EVENTID:
  4630. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4631. ath10k_wmi_queue_set_coverage_class_work(ar);
  4632. break;
  4633. case WMI_10_2_VDEV_STOPPED_EVENTID:
  4634. ath10k_wmi_event_vdev_stopped(ar, skb);
  4635. ath10k_wmi_queue_set_coverage_class_work(ar);
  4636. break;
  4637. case WMI_10_2_PEER_STA_KICKOUT_EVENTID:
  4638. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4639. break;
  4640. case WMI_10_2_HOST_SWBA_EVENTID:
  4641. ath10k_wmi_event_host_swba(ar, skb);
  4642. break;
  4643. case WMI_10_2_TBTTOFFSET_UPDATE_EVENTID:
  4644. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4645. break;
  4646. case WMI_10_2_PHYERR_EVENTID:
  4647. ath10k_wmi_event_phyerr(ar, skb);
  4648. break;
  4649. case WMI_10_2_ROAM_EVENTID:
  4650. ath10k_wmi_event_roam(ar, skb);
  4651. ath10k_wmi_queue_set_coverage_class_work(ar);
  4652. break;
  4653. case WMI_10_2_PROFILE_MATCH:
  4654. ath10k_wmi_event_profile_match(ar, skb);
  4655. break;
  4656. case WMI_10_2_DEBUG_PRINT_EVENTID:
  4657. ath10k_wmi_event_debug_print(ar, skb);
  4658. ath10k_wmi_queue_set_coverage_class_work(ar);
  4659. break;
  4660. case WMI_10_2_PDEV_QVIT_EVENTID:
  4661. ath10k_wmi_event_pdev_qvit(ar, skb);
  4662. break;
  4663. case WMI_10_2_WLAN_PROFILE_DATA_EVENTID:
  4664. ath10k_wmi_event_wlan_profile_data(ar, skb);
  4665. break;
  4666. case WMI_10_2_RTT_MEASUREMENT_REPORT_EVENTID:
  4667. ath10k_wmi_event_rtt_measurement_report(ar, skb);
  4668. break;
  4669. case WMI_10_2_TSF_MEASUREMENT_REPORT_EVENTID:
  4670. ath10k_wmi_event_tsf_measurement_report(ar, skb);
  4671. break;
  4672. case WMI_10_2_RTT_ERROR_REPORT_EVENTID:
  4673. ath10k_wmi_event_rtt_error_report(ar, skb);
  4674. break;
  4675. case WMI_10_2_WOW_WAKEUP_HOST_EVENTID:
  4676. ath10k_wmi_event_wow_wakeup_host(ar, skb);
  4677. break;
  4678. case WMI_10_2_DCS_INTERFERENCE_EVENTID:
  4679. ath10k_wmi_event_dcs_interference(ar, skb);
  4680. break;
  4681. case WMI_10_2_PDEV_TPC_CONFIG_EVENTID:
  4682. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4683. break;
  4684. case WMI_10_2_INST_RSSI_STATS_EVENTID:
  4685. ath10k_wmi_event_inst_rssi_stats(ar, skb);
  4686. break;
  4687. case WMI_10_2_VDEV_STANDBY_REQ_EVENTID:
  4688. ath10k_wmi_event_vdev_standby_req(ar, skb);
  4689. ath10k_wmi_queue_set_coverage_class_work(ar);
  4690. break;
  4691. case WMI_10_2_VDEV_RESUME_REQ_EVENTID:
  4692. ath10k_wmi_event_vdev_resume_req(ar, skb);
  4693. ath10k_wmi_queue_set_coverage_class_work(ar);
  4694. break;
  4695. case WMI_10_2_SERVICE_READY_EVENTID:
  4696. ath10k_wmi_event_service_ready(ar, skb);
  4697. return;
  4698. case WMI_10_2_READY_EVENTID:
  4699. ath10k_wmi_event_ready(ar, skb);
  4700. ath10k_wmi_queue_set_coverage_class_work(ar);
  4701. break;
  4702. case WMI_10_2_PDEV_TEMPERATURE_EVENTID:
  4703. ath10k_wmi_event_temperature(ar, skb);
  4704. break;
  4705. case WMI_10_2_PDEV_BSS_CHAN_INFO_EVENTID:
  4706. ath10k_wmi_event_pdev_bss_chan_info(ar, skb);
  4707. break;
  4708. case WMI_10_2_RTT_KEEPALIVE_EVENTID:
  4709. case WMI_10_2_GPIO_INPUT_EVENTID:
  4710. case WMI_10_2_PEER_RATECODE_LIST_EVENTID:
  4711. case WMI_10_2_GENERIC_BUFFER_EVENTID:
  4712. case WMI_10_2_MCAST_BUF_RELEASE_EVENTID:
  4713. case WMI_10_2_MCAST_LIST_AGEOUT_EVENTID:
  4714. case WMI_10_2_WDS_PEER_EVENTID:
  4715. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4716. "received event id %d not implemented\n", id);
  4717. break;
  4718. default:
  4719. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4720. break;
  4721. }
  4722. out:
  4723. dev_kfree_skb(skb);
  4724. }
  4725. static void ath10k_wmi_10_4_op_rx(struct ath10k *ar, struct sk_buff *skb)
  4726. {
  4727. struct wmi_cmd_hdr *cmd_hdr;
  4728. enum wmi_10_4_event_id id;
  4729. bool consumed;
  4730. cmd_hdr = (struct wmi_cmd_hdr *)skb->data;
  4731. id = MS(__le32_to_cpu(cmd_hdr->cmd_id), WMI_CMD_HDR_CMD_ID);
  4732. if (!skb_pull(skb, sizeof(struct wmi_cmd_hdr)))
  4733. goto out;
  4734. trace_ath10k_wmi_event(ar, id, skb->data, skb->len);
  4735. consumed = ath10k_tm_event_wmi(ar, id, skb);
  4736. /* Ready event must be handled normally also in UTF mode so that we
  4737. * know the UTF firmware has booted, others we are just bypass WMI
  4738. * events to testmode.
  4739. */
  4740. if (consumed && id != WMI_10_4_READY_EVENTID) {
  4741. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4742. "wmi testmode consumed 0x%x\n", id);
  4743. goto out;
  4744. }
  4745. switch (id) {
  4746. case WMI_10_4_MGMT_RX_EVENTID:
  4747. ath10k_wmi_event_mgmt_rx(ar, skb);
  4748. /* mgmt_rx() owns the skb now! */
  4749. return;
  4750. case WMI_10_4_ECHO_EVENTID:
  4751. ath10k_wmi_event_echo(ar, skb);
  4752. break;
  4753. case WMI_10_4_DEBUG_MESG_EVENTID:
  4754. ath10k_wmi_event_debug_mesg(ar, skb);
  4755. ath10k_wmi_queue_set_coverage_class_work(ar);
  4756. break;
  4757. case WMI_10_4_SERVICE_READY_EVENTID:
  4758. ath10k_wmi_event_service_ready(ar, skb);
  4759. return;
  4760. case WMI_10_4_SCAN_EVENTID:
  4761. ath10k_wmi_event_scan(ar, skb);
  4762. ath10k_wmi_queue_set_coverage_class_work(ar);
  4763. break;
  4764. case WMI_10_4_CHAN_INFO_EVENTID:
  4765. ath10k_wmi_event_chan_info(ar, skb);
  4766. break;
  4767. case WMI_10_4_PHYERR_EVENTID:
  4768. ath10k_wmi_event_phyerr(ar, skb);
  4769. break;
  4770. case WMI_10_4_READY_EVENTID:
  4771. ath10k_wmi_event_ready(ar, skb);
  4772. ath10k_wmi_queue_set_coverage_class_work(ar);
  4773. break;
  4774. case WMI_10_4_PEER_STA_KICKOUT_EVENTID:
  4775. ath10k_wmi_event_peer_sta_kickout(ar, skb);
  4776. break;
  4777. case WMI_10_4_ROAM_EVENTID:
  4778. ath10k_wmi_event_roam(ar, skb);
  4779. ath10k_wmi_queue_set_coverage_class_work(ar);
  4780. break;
  4781. case WMI_10_4_HOST_SWBA_EVENTID:
  4782. ath10k_wmi_event_host_swba(ar, skb);
  4783. break;
  4784. case WMI_10_4_TBTTOFFSET_UPDATE_EVENTID:
  4785. ath10k_wmi_event_tbttoffset_update(ar, skb);
  4786. break;
  4787. case WMI_10_4_DEBUG_PRINT_EVENTID:
  4788. ath10k_wmi_event_debug_print(ar, skb);
  4789. ath10k_wmi_queue_set_coverage_class_work(ar);
  4790. break;
  4791. case WMI_10_4_VDEV_START_RESP_EVENTID:
  4792. ath10k_wmi_event_vdev_start_resp(ar, skb);
  4793. ath10k_wmi_queue_set_coverage_class_work(ar);
  4794. break;
  4795. case WMI_10_4_VDEV_STOPPED_EVENTID:
  4796. ath10k_wmi_event_vdev_stopped(ar, skb);
  4797. ath10k_wmi_queue_set_coverage_class_work(ar);
  4798. break;
  4799. case WMI_10_4_WOW_WAKEUP_HOST_EVENTID:
  4800. case WMI_10_4_PEER_RATECODE_LIST_EVENTID:
  4801. case WMI_10_4_WDS_PEER_EVENTID:
  4802. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4803. "received event id %d not implemented\n", id);
  4804. break;
  4805. case WMI_10_4_UPDATE_STATS_EVENTID:
  4806. ath10k_wmi_event_update_stats(ar, skb);
  4807. break;
  4808. case WMI_10_4_PDEV_TEMPERATURE_EVENTID:
  4809. ath10k_wmi_event_temperature(ar, skb);
  4810. break;
  4811. case WMI_10_4_PDEV_BSS_CHAN_INFO_EVENTID:
  4812. ath10k_wmi_event_pdev_bss_chan_info(ar, skb);
  4813. break;
  4814. case WMI_10_4_PDEV_TPC_CONFIG_EVENTID:
  4815. ath10k_wmi_event_pdev_tpc_config(ar, skb);
  4816. break;
  4817. default:
  4818. ath10k_warn(ar, "Unknown eventid: %d\n", id);
  4819. break;
  4820. }
  4821. out:
  4822. dev_kfree_skb(skb);
  4823. }
  4824. static void ath10k_wmi_process_rx(struct ath10k *ar, struct sk_buff *skb)
  4825. {
  4826. int ret;
  4827. ret = ath10k_wmi_rx(ar, skb);
  4828. if (ret)
  4829. ath10k_warn(ar, "failed to process wmi rx: %d\n", ret);
  4830. }
  4831. int ath10k_wmi_connect(struct ath10k *ar)
  4832. {
  4833. int status;
  4834. struct ath10k_htc_svc_conn_req conn_req;
  4835. struct ath10k_htc_svc_conn_resp conn_resp;
  4836. memset(&conn_req, 0, sizeof(conn_req));
  4837. memset(&conn_resp, 0, sizeof(conn_resp));
  4838. /* these fields are the same for all service endpoints */
  4839. conn_req.ep_ops.ep_tx_complete = ath10k_wmi_htc_tx_complete;
  4840. conn_req.ep_ops.ep_rx_complete = ath10k_wmi_process_rx;
  4841. conn_req.ep_ops.ep_tx_credits = ath10k_wmi_op_ep_tx_credits;
  4842. /* connect to control service */
  4843. conn_req.service_id = ATH10K_HTC_SVC_ID_WMI_CONTROL;
  4844. status = ath10k_htc_connect_service(&ar->htc, &conn_req, &conn_resp);
  4845. if (status) {
  4846. ath10k_warn(ar, "failed to connect to WMI CONTROL service status: %d\n",
  4847. status);
  4848. return status;
  4849. }
  4850. ar->wmi.eid = conn_resp.eid;
  4851. return 0;
  4852. }
  4853. static struct sk_buff *
  4854. ath10k_wmi_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16 rd5g,
  4855. u16 ctl2g, u16 ctl5g,
  4856. enum wmi_dfs_region dfs_reg)
  4857. {
  4858. struct wmi_pdev_set_regdomain_cmd *cmd;
  4859. struct sk_buff *skb;
  4860. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4861. if (!skb)
  4862. return ERR_PTR(-ENOMEM);
  4863. cmd = (struct wmi_pdev_set_regdomain_cmd *)skb->data;
  4864. cmd->reg_domain = __cpu_to_le32(rd);
  4865. cmd->reg_domain_2G = __cpu_to_le32(rd2g);
  4866. cmd->reg_domain_5G = __cpu_to_le32(rd5g);
  4867. cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
  4868. cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
  4869. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4870. "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x\n",
  4871. rd, rd2g, rd5g, ctl2g, ctl5g);
  4872. return skb;
  4873. }
  4874. static struct sk_buff *
  4875. ath10k_wmi_10x_op_gen_pdev_set_rd(struct ath10k *ar, u16 rd, u16 rd2g, u16
  4876. rd5g, u16 ctl2g, u16 ctl5g,
  4877. enum wmi_dfs_region dfs_reg)
  4878. {
  4879. struct wmi_pdev_set_regdomain_cmd_10x *cmd;
  4880. struct sk_buff *skb;
  4881. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4882. if (!skb)
  4883. return ERR_PTR(-ENOMEM);
  4884. cmd = (struct wmi_pdev_set_regdomain_cmd_10x *)skb->data;
  4885. cmd->reg_domain = __cpu_to_le32(rd);
  4886. cmd->reg_domain_2G = __cpu_to_le32(rd2g);
  4887. cmd->reg_domain_5G = __cpu_to_le32(rd5g);
  4888. cmd->conformance_test_limit_2G = __cpu_to_le32(ctl2g);
  4889. cmd->conformance_test_limit_5G = __cpu_to_le32(ctl5g);
  4890. cmd->dfs_domain = __cpu_to_le32(dfs_reg);
  4891. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4892. "wmi pdev regdomain rd %x rd2g %x rd5g %x ctl2g %x ctl5g %x dfs_region %x\n",
  4893. rd, rd2g, rd5g, ctl2g, ctl5g, dfs_reg);
  4894. return skb;
  4895. }
  4896. static struct sk_buff *
  4897. ath10k_wmi_op_gen_pdev_suspend(struct ath10k *ar, u32 suspend_opt)
  4898. {
  4899. struct wmi_pdev_suspend_cmd *cmd;
  4900. struct sk_buff *skb;
  4901. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4902. if (!skb)
  4903. return ERR_PTR(-ENOMEM);
  4904. cmd = (struct wmi_pdev_suspend_cmd *)skb->data;
  4905. cmd->suspend_opt = __cpu_to_le32(suspend_opt);
  4906. return skb;
  4907. }
  4908. static struct sk_buff *
  4909. ath10k_wmi_op_gen_pdev_resume(struct ath10k *ar)
  4910. {
  4911. struct sk_buff *skb;
  4912. skb = ath10k_wmi_alloc_skb(ar, 0);
  4913. if (!skb)
  4914. return ERR_PTR(-ENOMEM);
  4915. return skb;
  4916. }
  4917. static struct sk_buff *
  4918. ath10k_wmi_op_gen_pdev_set_param(struct ath10k *ar, u32 id, u32 value)
  4919. {
  4920. struct wmi_pdev_set_param_cmd *cmd;
  4921. struct sk_buff *skb;
  4922. if (id == WMI_PDEV_PARAM_UNSUPPORTED) {
  4923. ath10k_warn(ar, "pdev param %d not supported by firmware\n",
  4924. id);
  4925. return ERR_PTR(-EOPNOTSUPP);
  4926. }
  4927. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  4928. if (!skb)
  4929. return ERR_PTR(-ENOMEM);
  4930. cmd = (struct wmi_pdev_set_param_cmd *)skb->data;
  4931. cmd->param_id = __cpu_to_le32(id);
  4932. cmd->param_value = __cpu_to_le32(value);
  4933. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set param %d value %d\n",
  4934. id, value);
  4935. return skb;
  4936. }
  4937. void ath10k_wmi_put_host_mem_chunks(struct ath10k *ar,
  4938. struct wmi_host_mem_chunks *chunks)
  4939. {
  4940. struct host_memory_chunk *chunk;
  4941. int i;
  4942. chunks->count = __cpu_to_le32(ar->wmi.num_mem_chunks);
  4943. for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
  4944. chunk = &chunks->items[i];
  4945. chunk->ptr = __cpu_to_le32(ar->wmi.mem_chunks[i].paddr);
  4946. chunk->size = __cpu_to_le32(ar->wmi.mem_chunks[i].len);
  4947. chunk->req_id = __cpu_to_le32(ar->wmi.mem_chunks[i].req_id);
  4948. ath10k_dbg(ar, ATH10K_DBG_WMI,
  4949. "wmi chunk %d len %d requested, addr 0x%llx\n",
  4950. i,
  4951. ar->wmi.mem_chunks[i].len,
  4952. (unsigned long long)ar->wmi.mem_chunks[i].paddr);
  4953. }
  4954. }
  4955. static struct sk_buff *ath10k_wmi_op_gen_init(struct ath10k *ar)
  4956. {
  4957. struct wmi_init_cmd *cmd;
  4958. struct sk_buff *buf;
  4959. struct wmi_resource_config config = {};
  4960. u32 len, val;
  4961. config.num_vdevs = __cpu_to_le32(TARGET_NUM_VDEVS);
  4962. config.num_peers = __cpu_to_le32(TARGET_NUM_PEERS);
  4963. config.num_offload_peers = __cpu_to_le32(TARGET_NUM_OFFLOAD_PEERS);
  4964. config.num_offload_reorder_bufs =
  4965. __cpu_to_le32(TARGET_NUM_OFFLOAD_REORDER_BUFS);
  4966. config.num_peer_keys = __cpu_to_le32(TARGET_NUM_PEER_KEYS);
  4967. config.num_tids = __cpu_to_le32(TARGET_NUM_TIDS);
  4968. config.ast_skid_limit = __cpu_to_le32(TARGET_AST_SKID_LIMIT);
  4969. config.tx_chain_mask = __cpu_to_le32(TARGET_TX_CHAIN_MASK);
  4970. config.rx_chain_mask = __cpu_to_le32(TARGET_RX_CHAIN_MASK);
  4971. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  4972. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  4973. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_RX_TIMEOUT_LO_PRI);
  4974. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_RX_TIMEOUT_HI_PRI);
  4975. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  4976. config.scan_max_pending_reqs =
  4977. __cpu_to_le32(TARGET_SCAN_MAX_PENDING_REQS);
  4978. config.bmiss_offload_max_vdev =
  4979. __cpu_to_le32(TARGET_BMISS_OFFLOAD_MAX_VDEV);
  4980. config.roam_offload_max_vdev =
  4981. __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_VDEV);
  4982. config.roam_offload_max_ap_profiles =
  4983. __cpu_to_le32(TARGET_ROAM_OFFLOAD_MAX_AP_PROFILES);
  4984. config.num_mcast_groups = __cpu_to_le32(TARGET_NUM_MCAST_GROUPS);
  4985. config.num_mcast_table_elems =
  4986. __cpu_to_le32(TARGET_NUM_MCAST_TABLE_ELEMS);
  4987. config.mcast2ucast_mode = __cpu_to_le32(TARGET_MCAST2UCAST_MODE);
  4988. config.tx_dbg_log_size = __cpu_to_le32(TARGET_TX_DBG_LOG_SIZE);
  4989. config.num_wds_entries = __cpu_to_le32(TARGET_NUM_WDS_ENTRIES);
  4990. config.dma_burst_size = __cpu_to_le32(TARGET_DMA_BURST_SIZE);
  4991. config.mac_aggr_delim = __cpu_to_le32(TARGET_MAC_AGGR_DELIM);
  4992. val = TARGET_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  4993. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  4994. config.vow_config = __cpu_to_le32(TARGET_VOW_CONFIG);
  4995. config.gtk_offload_max_vdev =
  4996. __cpu_to_le32(TARGET_GTK_OFFLOAD_MAX_VDEV);
  4997. config.num_msdu_desc = __cpu_to_le32(TARGET_NUM_MSDU_DESC);
  4998. config.max_frag_entries = __cpu_to_le32(TARGET_MAX_FRAG_ENTRIES);
  4999. len = sizeof(*cmd) +
  5000. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5001. buf = ath10k_wmi_alloc_skb(ar, len);
  5002. if (!buf)
  5003. return ERR_PTR(-ENOMEM);
  5004. cmd = (struct wmi_init_cmd *)buf->data;
  5005. memcpy(&cmd->resource_config, &config, sizeof(config));
  5006. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5007. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init\n");
  5008. return buf;
  5009. }
  5010. static struct sk_buff *ath10k_wmi_10_1_op_gen_init(struct ath10k *ar)
  5011. {
  5012. struct wmi_init_cmd_10x *cmd;
  5013. struct sk_buff *buf;
  5014. struct wmi_resource_config_10x config = {};
  5015. u32 len, val;
  5016. config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
  5017. config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
  5018. config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
  5019. config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
  5020. config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
  5021. config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
  5022. config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
  5023. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5024. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5025. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5026. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
  5027. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5028. config.scan_max_pending_reqs =
  5029. __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
  5030. config.bmiss_offload_max_vdev =
  5031. __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
  5032. config.roam_offload_max_vdev =
  5033. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
  5034. config.roam_offload_max_ap_profiles =
  5035. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
  5036. config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
  5037. config.num_mcast_table_elems =
  5038. __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
  5039. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
  5040. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
  5041. config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
  5042. config.dma_burst_size = __cpu_to_le32(TARGET_10X_DMA_BURST_SIZE);
  5043. config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
  5044. val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  5045. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  5046. config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
  5047. config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
  5048. config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
  5049. len = sizeof(*cmd) +
  5050. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5051. buf = ath10k_wmi_alloc_skb(ar, len);
  5052. if (!buf)
  5053. return ERR_PTR(-ENOMEM);
  5054. cmd = (struct wmi_init_cmd_10x *)buf->data;
  5055. memcpy(&cmd->resource_config, &config, sizeof(config));
  5056. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5057. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10x\n");
  5058. return buf;
  5059. }
  5060. static struct sk_buff *ath10k_wmi_10_2_op_gen_init(struct ath10k *ar)
  5061. {
  5062. struct wmi_init_cmd_10_2 *cmd;
  5063. struct sk_buff *buf;
  5064. struct wmi_resource_config_10x config = {};
  5065. u32 len, val, features;
  5066. config.num_vdevs = __cpu_to_le32(TARGET_10X_NUM_VDEVS);
  5067. config.num_peer_keys = __cpu_to_le32(TARGET_10X_NUM_PEER_KEYS);
  5068. if (ath10k_peer_stats_enabled(ar)) {
  5069. config.num_peers = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_PEERS);
  5070. config.num_tids = __cpu_to_le32(TARGET_10X_TX_STATS_NUM_TIDS);
  5071. } else {
  5072. config.num_peers = __cpu_to_le32(TARGET_10X_NUM_PEERS);
  5073. config.num_tids = __cpu_to_le32(TARGET_10X_NUM_TIDS);
  5074. }
  5075. config.ast_skid_limit = __cpu_to_le32(TARGET_10X_AST_SKID_LIMIT);
  5076. config.tx_chain_mask = __cpu_to_le32(TARGET_10X_TX_CHAIN_MASK);
  5077. config.rx_chain_mask = __cpu_to_le32(TARGET_10X_RX_CHAIN_MASK);
  5078. config.rx_timeout_pri_vo = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5079. config.rx_timeout_pri_vi = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5080. config.rx_timeout_pri_be = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_LO_PRI);
  5081. config.rx_timeout_pri_bk = __cpu_to_le32(TARGET_10X_RX_TIMEOUT_HI_PRI);
  5082. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5083. config.scan_max_pending_reqs =
  5084. __cpu_to_le32(TARGET_10X_SCAN_MAX_PENDING_REQS);
  5085. config.bmiss_offload_max_vdev =
  5086. __cpu_to_le32(TARGET_10X_BMISS_OFFLOAD_MAX_VDEV);
  5087. config.roam_offload_max_vdev =
  5088. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_VDEV);
  5089. config.roam_offload_max_ap_profiles =
  5090. __cpu_to_le32(TARGET_10X_ROAM_OFFLOAD_MAX_AP_PROFILES);
  5091. config.num_mcast_groups = __cpu_to_le32(TARGET_10X_NUM_MCAST_GROUPS);
  5092. config.num_mcast_table_elems =
  5093. __cpu_to_le32(TARGET_10X_NUM_MCAST_TABLE_ELEMS);
  5094. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10X_MCAST2UCAST_MODE);
  5095. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10X_TX_DBG_LOG_SIZE);
  5096. config.num_wds_entries = __cpu_to_le32(TARGET_10X_NUM_WDS_ENTRIES);
  5097. config.dma_burst_size = __cpu_to_le32(TARGET_10_2_DMA_BURST_SIZE);
  5098. config.mac_aggr_delim = __cpu_to_le32(TARGET_10X_MAC_AGGR_DELIM);
  5099. val = TARGET_10X_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK;
  5100. config.rx_skip_defrag_timeout_dup_detection_check = __cpu_to_le32(val);
  5101. config.vow_config = __cpu_to_le32(TARGET_10X_VOW_CONFIG);
  5102. config.num_msdu_desc = __cpu_to_le32(TARGET_10X_NUM_MSDU_DESC);
  5103. config.max_frag_entries = __cpu_to_le32(TARGET_10X_MAX_FRAG_ENTRIES);
  5104. len = sizeof(*cmd) +
  5105. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5106. buf = ath10k_wmi_alloc_skb(ar, len);
  5107. if (!buf)
  5108. return ERR_PTR(-ENOMEM);
  5109. cmd = (struct wmi_init_cmd_10_2 *)buf->data;
  5110. features = WMI_10_2_RX_BATCH_MODE;
  5111. if (test_bit(ATH10K_FLAG_BTCOEX, &ar->dev_flags) &&
  5112. test_bit(WMI_SERVICE_COEX_GPIO, ar->wmi.svc_map))
  5113. features |= WMI_10_2_COEX_GPIO;
  5114. if (ath10k_peer_stats_enabled(ar))
  5115. features |= WMI_10_2_PEER_STATS;
  5116. if (test_bit(WMI_SERVICE_BSS_CHANNEL_INFO_64, ar->wmi.svc_map))
  5117. features |= WMI_10_2_BSS_CHAN_INFO;
  5118. cmd->resource_config.feature_mask = __cpu_to_le32(features);
  5119. memcpy(&cmd->resource_config.common, &config, sizeof(config));
  5120. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5121. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.2\n");
  5122. return buf;
  5123. }
  5124. static struct sk_buff *ath10k_wmi_10_4_op_gen_init(struct ath10k *ar)
  5125. {
  5126. struct wmi_init_cmd_10_4 *cmd;
  5127. struct sk_buff *buf;
  5128. struct wmi_resource_config_10_4 config = {};
  5129. u32 len;
  5130. config.num_vdevs = __cpu_to_le32(ar->max_num_vdevs);
  5131. config.num_peers = __cpu_to_le32(ar->max_num_peers);
  5132. config.num_active_peers = __cpu_to_le32(ar->num_active_peers);
  5133. config.num_tids = __cpu_to_le32(ar->num_tids);
  5134. config.num_offload_peers = __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_PEERS);
  5135. config.num_offload_reorder_buffs =
  5136. __cpu_to_le32(TARGET_10_4_NUM_OFFLOAD_REORDER_BUFFS);
  5137. config.num_peer_keys = __cpu_to_le32(TARGET_10_4_NUM_PEER_KEYS);
  5138. config.ast_skid_limit = __cpu_to_le32(TARGET_10_4_AST_SKID_LIMIT);
  5139. config.tx_chain_mask = __cpu_to_le32(ar->hw_params.tx_chain_mask);
  5140. config.rx_chain_mask = __cpu_to_le32(ar->hw_params.rx_chain_mask);
  5141. config.rx_timeout_pri[0] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  5142. config.rx_timeout_pri[1] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  5143. config.rx_timeout_pri[2] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_LO_PRI);
  5144. config.rx_timeout_pri[3] = __cpu_to_le32(TARGET_10_4_RX_TIMEOUT_HI_PRI);
  5145. config.rx_decap_mode = __cpu_to_le32(ar->wmi.rx_decap_mode);
  5146. config.scan_max_pending_req = __cpu_to_le32(TARGET_10_4_SCAN_MAX_REQS);
  5147. config.bmiss_offload_max_vdev =
  5148. __cpu_to_le32(TARGET_10_4_BMISS_OFFLOAD_MAX_VDEV);
  5149. config.roam_offload_max_vdev =
  5150. __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_VDEV);
  5151. config.roam_offload_max_ap_profiles =
  5152. __cpu_to_le32(TARGET_10_4_ROAM_OFFLOAD_MAX_PROFILES);
  5153. config.num_mcast_groups = __cpu_to_le32(TARGET_10_4_NUM_MCAST_GROUPS);
  5154. config.num_mcast_table_elems =
  5155. __cpu_to_le32(TARGET_10_4_NUM_MCAST_TABLE_ELEMS);
  5156. config.mcast2ucast_mode = __cpu_to_le32(TARGET_10_4_MCAST2UCAST_MODE);
  5157. config.tx_dbg_log_size = __cpu_to_le32(TARGET_10_4_TX_DBG_LOG_SIZE);
  5158. config.num_wds_entries = __cpu_to_le32(TARGET_10_4_NUM_WDS_ENTRIES);
  5159. config.dma_burst_size = __cpu_to_le32(TARGET_10_4_DMA_BURST_SIZE);
  5160. config.mac_aggr_delim = __cpu_to_le32(TARGET_10_4_MAC_AGGR_DELIM);
  5161. config.rx_skip_defrag_timeout_dup_detection_check =
  5162. __cpu_to_le32(TARGET_10_4_RX_SKIP_DEFRAG_TIMEOUT_DUP_DETECTION_CHECK);
  5163. config.vow_config = __cpu_to_le32(TARGET_10_4_VOW_CONFIG);
  5164. config.gtk_offload_max_vdev =
  5165. __cpu_to_le32(TARGET_10_4_GTK_OFFLOAD_MAX_VDEV);
  5166. config.num_msdu_desc = __cpu_to_le32(ar->htt.max_num_pending_tx);
  5167. config.max_frag_entries = __cpu_to_le32(TARGET_10_4_11AC_TX_MAX_FRAGS);
  5168. config.max_peer_ext_stats =
  5169. __cpu_to_le32(TARGET_10_4_MAX_PEER_EXT_STATS);
  5170. config.smart_ant_cap = __cpu_to_le32(TARGET_10_4_SMART_ANT_CAP);
  5171. config.bk_minfree = __cpu_to_le32(TARGET_10_4_BK_MIN_FREE);
  5172. config.be_minfree = __cpu_to_le32(TARGET_10_4_BE_MIN_FREE);
  5173. config.vi_minfree = __cpu_to_le32(TARGET_10_4_VI_MIN_FREE);
  5174. config.vo_minfree = __cpu_to_le32(TARGET_10_4_VO_MIN_FREE);
  5175. config.rx_batchmode = __cpu_to_le32(TARGET_10_4_RX_BATCH_MODE);
  5176. config.tt_support =
  5177. __cpu_to_le32(TARGET_10_4_THERMAL_THROTTLING_CONFIG);
  5178. config.atf_config = __cpu_to_le32(TARGET_10_4_ATF_CONFIG);
  5179. config.iphdr_pad_config = __cpu_to_le32(TARGET_10_4_IPHDR_PAD_CONFIG);
  5180. config.qwrap_config = __cpu_to_le32(TARGET_10_4_QWRAP_CONFIG);
  5181. len = sizeof(*cmd) +
  5182. (sizeof(struct host_memory_chunk) * ar->wmi.num_mem_chunks);
  5183. buf = ath10k_wmi_alloc_skb(ar, len);
  5184. if (!buf)
  5185. return ERR_PTR(-ENOMEM);
  5186. cmd = (struct wmi_init_cmd_10_4 *)buf->data;
  5187. memcpy(&cmd->resource_config, &config, sizeof(config));
  5188. ath10k_wmi_put_host_mem_chunks(ar, &cmd->mem_chunks);
  5189. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi init 10.4\n");
  5190. return buf;
  5191. }
  5192. int ath10k_wmi_start_scan_verify(const struct wmi_start_scan_arg *arg)
  5193. {
  5194. if (arg->ie_len && !arg->ie)
  5195. return -EINVAL;
  5196. if (arg->n_channels && !arg->channels)
  5197. return -EINVAL;
  5198. if (arg->n_ssids && !arg->ssids)
  5199. return -EINVAL;
  5200. if (arg->n_bssids && !arg->bssids)
  5201. return -EINVAL;
  5202. if (arg->ie_len > WLAN_SCAN_PARAMS_MAX_IE_LEN)
  5203. return -EINVAL;
  5204. if (arg->n_channels > ARRAY_SIZE(arg->channels))
  5205. return -EINVAL;
  5206. if (arg->n_ssids > WLAN_SCAN_PARAMS_MAX_SSID)
  5207. return -EINVAL;
  5208. if (arg->n_bssids > WLAN_SCAN_PARAMS_MAX_BSSID)
  5209. return -EINVAL;
  5210. return 0;
  5211. }
  5212. static size_t
  5213. ath10k_wmi_start_scan_tlvs_len(const struct wmi_start_scan_arg *arg)
  5214. {
  5215. int len = 0;
  5216. if (arg->ie_len) {
  5217. len += sizeof(struct wmi_ie_data);
  5218. len += roundup(arg->ie_len, 4);
  5219. }
  5220. if (arg->n_channels) {
  5221. len += sizeof(struct wmi_chan_list);
  5222. len += sizeof(__le32) * arg->n_channels;
  5223. }
  5224. if (arg->n_ssids) {
  5225. len += sizeof(struct wmi_ssid_list);
  5226. len += sizeof(struct wmi_ssid) * arg->n_ssids;
  5227. }
  5228. if (arg->n_bssids) {
  5229. len += sizeof(struct wmi_bssid_list);
  5230. len += sizeof(struct wmi_mac_addr) * arg->n_bssids;
  5231. }
  5232. return len;
  5233. }
  5234. void ath10k_wmi_put_start_scan_common(struct wmi_start_scan_common *cmn,
  5235. const struct wmi_start_scan_arg *arg)
  5236. {
  5237. u32 scan_id;
  5238. u32 scan_req_id;
  5239. scan_id = WMI_HOST_SCAN_REQ_ID_PREFIX;
  5240. scan_id |= arg->scan_id;
  5241. scan_req_id = WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
  5242. scan_req_id |= arg->scan_req_id;
  5243. cmn->scan_id = __cpu_to_le32(scan_id);
  5244. cmn->scan_req_id = __cpu_to_le32(scan_req_id);
  5245. cmn->vdev_id = __cpu_to_le32(arg->vdev_id);
  5246. cmn->scan_priority = __cpu_to_le32(arg->scan_priority);
  5247. cmn->notify_scan_events = __cpu_to_le32(arg->notify_scan_events);
  5248. cmn->dwell_time_active = __cpu_to_le32(arg->dwell_time_active);
  5249. cmn->dwell_time_passive = __cpu_to_le32(arg->dwell_time_passive);
  5250. cmn->min_rest_time = __cpu_to_le32(arg->min_rest_time);
  5251. cmn->max_rest_time = __cpu_to_le32(arg->max_rest_time);
  5252. cmn->repeat_probe_time = __cpu_to_le32(arg->repeat_probe_time);
  5253. cmn->probe_spacing_time = __cpu_to_le32(arg->probe_spacing_time);
  5254. cmn->idle_time = __cpu_to_le32(arg->idle_time);
  5255. cmn->max_scan_time = __cpu_to_le32(arg->max_scan_time);
  5256. cmn->probe_delay = __cpu_to_le32(arg->probe_delay);
  5257. cmn->scan_ctrl_flags = __cpu_to_le32(arg->scan_ctrl_flags);
  5258. }
  5259. static void
  5260. ath10k_wmi_put_start_scan_tlvs(struct wmi_start_scan_tlvs *tlvs,
  5261. const struct wmi_start_scan_arg *arg)
  5262. {
  5263. struct wmi_ie_data *ie;
  5264. struct wmi_chan_list *channels;
  5265. struct wmi_ssid_list *ssids;
  5266. struct wmi_bssid_list *bssids;
  5267. void *ptr = tlvs->tlvs;
  5268. int i;
  5269. if (arg->n_channels) {
  5270. channels = ptr;
  5271. channels->tag = __cpu_to_le32(WMI_CHAN_LIST_TAG);
  5272. channels->num_chan = __cpu_to_le32(arg->n_channels);
  5273. for (i = 0; i < arg->n_channels; i++)
  5274. channels->channel_list[i].freq =
  5275. __cpu_to_le16(arg->channels[i]);
  5276. ptr += sizeof(*channels);
  5277. ptr += sizeof(__le32) * arg->n_channels;
  5278. }
  5279. if (arg->n_ssids) {
  5280. ssids = ptr;
  5281. ssids->tag = __cpu_to_le32(WMI_SSID_LIST_TAG);
  5282. ssids->num_ssids = __cpu_to_le32(arg->n_ssids);
  5283. for (i = 0; i < arg->n_ssids; i++) {
  5284. ssids->ssids[i].ssid_len =
  5285. __cpu_to_le32(arg->ssids[i].len);
  5286. memcpy(&ssids->ssids[i].ssid,
  5287. arg->ssids[i].ssid,
  5288. arg->ssids[i].len);
  5289. }
  5290. ptr += sizeof(*ssids);
  5291. ptr += sizeof(struct wmi_ssid) * arg->n_ssids;
  5292. }
  5293. if (arg->n_bssids) {
  5294. bssids = ptr;
  5295. bssids->tag = __cpu_to_le32(WMI_BSSID_LIST_TAG);
  5296. bssids->num_bssid = __cpu_to_le32(arg->n_bssids);
  5297. for (i = 0; i < arg->n_bssids; i++)
  5298. ether_addr_copy(bssids->bssid_list[i].addr,
  5299. arg->bssids[i].bssid);
  5300. ptr += sizeof(*bssids);
  5301. ptr += sizeof(struct wmi_mac_addr) * arg->n_bssids;
  5302. }
  5303. if (arg->ie_len) {
  5304. ie = ptr;
  5305. ie->tag = __cpu_to_le32(WMI_IE_TAG);
  5306. ie->ie_len = __cpu_to_le32(arg->ie_len);
  5307. memcpy(ie->ie_data, arg->ie, arg->ie_len);
  5308. ptr += sizeof(*ie);
  5309. ptr += roundup(arg->ie_len, 4);
  5310. }
  5311. }
  5312. static struct sk_buff *
  5313. ath10k_wmi_op_gen_start_scan(struct ath10k *ar,
  5314. const struct wmi_start_scan_arg *arg)
  5315. {
  5316. struct wmi_start_scan_cmd *cmd;
  5317. struct sk_buff *skb;
  5318. size_t len;
  5319. int ret;
  5320. ret = ath10k_wmi_start_scan_verify(arg);
  5321. if (ret)
  5322. return ERR_PTR(ret);
  5323. len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
  5324. skb = ath10k_wmi_alloc_skb(ar, len);
  5325. if (!skb)
  5326. return ERR_PTR(-ENOMEM);
  5327. cmd = (struct wmi_start_scan_cmd *)skb->data;
  5328. ath10k_wmi_put_start_scan_common(&cmd->common, arg);
  5329. ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
  5330. cmd->burst_duration_ms = __cpu_to_le32(0);
  5331. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi start scan\n");
  5332. return skb;
  5333. }
  5334. static struct sk_buff *
  5335. ath10k_wmi_10x_op_gen_start_scan(struct ath10k *ar,
  5336. const struct wmi_start_scan_arg *arg)
  5337. {
  5338. struct wmi_10x_start_scan_cmd *cmd;
  5339. struct sk_buff *skb;
  5340. size_t len;
  5341. int ret;
  5342. ret = ath10k_wmi_start_scan_verify(arg);
  5343. if (ret)
  5344. return ERR_PTR(ret);
  5345. len = sizeof(*cmd) + ath10k_wmi_start_scan_tlvs_len(arg);
  5346. skb = ath10k_wmi_alloc_skb(ar, len);
  5347. if (!skb)
  5348. return ERR_PTR(-ENOMEM);
  5349. cmd = (struct wmi_10x_start_scan_cmd *)skb->data;
  5350. ath10k_wmi_put_start_scan_common(&cmd->common, arg);
  5351. ath10k_wmi_put_start_scan_tlvs(&cmd->tlvs, arg);
  5352. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi 10x start scan\n");
  5353. return skb;
  5354. }
  5355. void ath10k_wmi_start_scan_init(struct ath10k *ar,
  5356. struct wmi_start_scan_arg *arg)
  5357. {
  5358. /* setup commonly used values */
  5359. arg->scan_req_id = 1;
  5360. arg->scan_priority = WMI_SCAN_PRIORITY_LOW;
  5361. arg->dwell_time_active = 50;
  5362. arg->dwell_time_passive = 150;
  5363. arg->min_rest_time = 50;
  5364. arg->max_rest_time = 500;
  5365. arg->repeat_probe_time = 0;
  5366. arg->probe_spacing_time = 0;
  5367. arg->idle_time = 0;
  5368. arg->max_scan_time = 20000;
  5369. arg->probe_delay = 5;
  5370. arg->notify_scan_events = WMI_SCAN_EVENT_STARTED
  5371. | WMI_SCAN_EVENT_COMPLETED
  5372. | WMI_SCAN_EVENT_BSS_CHANNEL
  5373. | WMI_SCAN_EVENT_FOREIGN_CHANNEL
  5374. | WMI_SCAN_EVENT_FOREIGN_CHANNEL_EXIT
  5375. | WMI_SCAN_EVENT_DEQUEUED;
  5376. arg->scan_ctrl_flags |= WMI_SCAN_CHAN_STAT_EVENT;
  5377. arg->n_bssids = 1;
  5378. arg->bssids[0].bssid = "\xFF\xFF\xFF\xFF\xFF\xFF";
  5379. }
  5380. static struct sk_buff *
  5381. ath10k_wmi_op_gen_stop_scan(struct ath10k *ar,
  5382. const struct wmi_stop_scan_arg *arg)
  5383. {
  5384. struct wmi_stop_scan_cmd *cmd;
  5385. struct sk_buff *skb;
  5386. u32 scan_id;
  5387. u32 req_id;
  5388. if (arg->req_id > 0xFFF)
  5389. return ERR_PTR(-EINVAL);
  5390. if (arg->req_type == WMI_SCAN_STOP_ONE && arg->u.scan_id > 0xFFF)
  5391. return ERR_PTR(-EINVAL);
  5392. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5393. if (!skb)
  5394. return ERR_PTR(-ENOMEM);
  5395. scan_id = arg->u.scan_id;
  5396. scan_id |= WMI_HOST_SCAN_REQ_ID_PREFIX;
  5397. req_id = arg->req_id;
  5398. req_id |= WMI_HOST_SCAN_REQUESTOR_ID_PREFIX;
  5399. cmd = (struct wmi_stop_scan_cmd *)skb->data;
  5400. cmd->req_type = __cpu_to_le32(arg->req_type);
  5401. cmd->vdev_id = __cpu_to_le32(arg->u.vdev_id);
  5402. cmd->scan_id = __cpu_to_le32(scan_id);
  5403. cmd->scan_req_id = __cpu_to_le32(req_id);
  5404. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5405. "wmi stop scan reqid %d req_type %d vdev/scan_id %d\n",
  5406. arg->req_id, arg->req_type, arg->u.scan_id);
  5407. return skb;
  5408. }
  5409. static struct sk_buff *
  5410. ath10k_wmi_op_gen_vdev_create(struct ath10k *ar, u32 vdev_id,
  5411. enum wmi_vdev_type type,
  5412. enum wmi_vdev_subtype subtype,
  5413. const u8 macaddr[ETH_ALEN])
  5414. {
  5415. struct wmi_vdev_create_cmd *cmd;
  5416. struct sk_buff *skb;
  5417. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5418. if (!skb)
  5419. return ERR_PTR(-ENOMEM);
  5420. cmd = (struct wmi_vdev_create_cmd *)skb->data;
  5421. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5422. cmd->vdev_type = __cpu_to_le32(type);
  5423. cmd->vdev_subtype = __cpu_to_le32(subtype);
  5424. ether_addr_copy(cmd->vdev_macaddr.addr, macaddr);
  5425. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5426. "WMI vdev create: id %d type %d subtype %d macaddr %pM\n",
  5427. vdev_id, type, subtype, macaddr);
  5428. return skb;
  5429. }
  5430. static struct sk_buff *
  5431. ath10k_wmi_op_gen_vdev_delete(struct ath10k *ar, u32 vdev_id)
  5432. {
  5433. struct wmi_vdev_delete_cmd *cmd;
  5434. struct sk_buff *skb;
  5435. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5436. if (!skb)
  5437. return ERR_PTR(-ENOMEM);
  5438. cmd = (struct wmi_vdev_delete_cmd *)skb->data;
  5439. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5440. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5441. "WMI vdev delete id %d\n", vdev_id);
  5442. return skb;
  5443. }
  5444. static struct sk_buff *
  5445. ath10k_wmi_op_gen_vdev_start(struct ath10k *ar,
  5446. const struct wmi_vdev_start_request_arg *arg,
  5447. bool restart)
  5448. {
  5449. struct wmi_vdev_start_request_cmd *cmd;
  5450. struct sk_buff *skb;
  5451. const char *cmdname;
  5452. u32 flags = 0;
  5453. if (WARN_ON(arg->hidden_ssid && !arg->ssid))
  5454. return ERR_PTR(-EINVAL);
  5455. if (WARN_ON(arg->ssid_len > sizeof(cmd->ssid.ssid)))
  5456. return ERR_PTR(-EINVAL);
  5457. if (restart)
  5458. cmdname = "restart";
  5459. else
  5460. cmdname = "start";
  5461. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5462. if (!skb)
  5463. return ERR_PTR(-ENOMEM);
  5464. if (arg->hidden_ssid)
  5465. flags |= WMI_VDEV_START_HIDDEN_SSID;
  5466. if (arg->pmf_enabled)
  5467. flags |= WMI_VDEV_START_PMF_ENABLED;
  5468. cmd = (struct wmi_vdev_start_request_cmd *)skb->data;
  5469. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5470. cmd->disable_hw_ack = __cpu_to_le32(arg->disable_hw_ack);
  5471. cmd->beacon_interval = __cpu_to_le32(arg->bcn_intval);
  5472. cmd->dtim_period = __cpu_to_le32(arg->dtim_period);
  5473. cmd->flags = __cpu_to_le32(flags);
  5474. cmd->bcn_tx_rate = __cpu_to_le32(arg->bcn_tx_rate);
  5475. cmd->bcn_tx_power = __cpu_to_le32(arg->bcn_tx_power);
  5476. if (arg->ssid) {
  5477. cmd->ssid.ssid_len = __cpu_to_le32(arg->ssid_len);
  5478. memcpy(cmd->ssid.ssid, arg->ssid, arg->ssid_len);
  5479. }
  5480. ath10k_wmi_put_wmi_channel(&cmd->chan, &arg->channel);
  5481. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5482. "wmi vdev %s id 0x%x flags: 0x%0X, freq %d, mode %d, ch_flags: 0x%0X, max_power: %d\n",
  5483. cmdname, arg->vdev_id,
  5484. flags, arg->channel.freq, arg->channel.mode,
  5485. cmd->chan.flags, arg->channel.max_power);
  5486. return skb;
  5487. }
  5488. static struct sk_buff *
  5489. ath10k_wmi_op_gen_vdev_stop(struct ath10k *ar, u32 vdev_id)
  5490. {
  5491. struct wmi_vdev_stop_cmd *cmd;
  5492. struct sk_buff *skb;
  5493. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5494. if (!skb)
  5495. return ERR_PTR(-ENOMEM);
  5496. cmd = (struct wmi_vdev_stop_cmd *)skb->data;
  5497. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5498. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi vdev stop id 0x%x\n", vdev_id);
  5499. return skb;
  5500. }
  5501. static struct sk_buff *
  5502. ath10k_wmi_op_gen_vdev_up(struct ath10k *ar, u32 vdev_id, u32 aid,
  5503. const u8 *bssid)
  5504. {
  5505. struct wmi_vdev_up_cmd *cmd;
  5506. struct sk_buff *skb;
  5507. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5508. if (!skb)
  5509. return ERR_PTR(-ENOMEM);
  5510. cmd = (struct wmi_vdev_up_cmd *)skb->data;
  5511. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5512. cmd->vdev_assoc_id = __cpu_to_le32(aid);
  5513. ether_addr_copy(cmd->vdev_bssid.addr, bssid);
  5514. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5515. "wmi mgmt vdev up id 0x%x assoc id %d bssid %pM\n",
  5516. vdev_id, aid, bssid);
  5517. return skb;
  5518. }
  5519. static struct sk_buff *
  5520. ath10k_wmi_op_gen_vdev_down(struct ath10k *ar, u32 vdev_id)
  5521. {
  5522. struct wmi_vdev_down_cmd *cmd;
  5523. struct sk_buff *skb;
  5524. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5525. if (!skb)
  5526. return ERR_PTR(-ENOMEM);
  5527. cmd = (struct wmi_vdev_down_cmd *)skb->data;
  5528. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5529. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5530. "wmi mgmt vdev down id 0x%x\n", vdev_id);
  5531. return skb;
  5532. }
  5533. static struct sk_buff *
  5534. ath10k_wmi_op_gen_vdev_set_param(struct ath10k *ar, u32 vdev_id,
  5535. u32 param_id, u32 param_value)
  5536. {
  5537. struct wmi_vdev_set_param_cmd *cmd;
  5538. struct sk_buff *skb;
  5539. if (param_id == WMI_VDEV_PARAM_UNSUPPORTED) {
  5540. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5541. "vdev param %d not supported by firmware\n",
  5542. param_id);
  5543. return ERR_PTR(-EOPNOTSUPP);
  5544. }
  5545. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5546. if (!skb)
  5547. return ERR_PTR(-ENOMEM);
  5548. cmd = (struct wmi_vdev_set_param_cmd *)skb->data;
  5549. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5550. cmd->param_id = __cpu_to_le32(param_id);
  5551. cmd->param_value = __cpu_to_le32(param_value);
  5552. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5553. "wmi vdev id 0x%x set param %d value %d\n",
  5554. vdev_id, param_id, param_value);
  5555. return skb;
  5556. }
  5557. static struct sk_buff *
  5558. ath10k_wmi_op_gen_vdev_install_key(struct ath10k *ar,
  5559. const struct wmi_vdev_install_key_arg *arg)
  5560. {
  5561. struct wmi_vdev_install_key_cmd *cmd;
  5562. struct sk_buff *skb;
  5563. if (arg->key_cipher == WMI_CIPHER_NONE && arg->key_data != NULL)
  5564. return ERR_PTR(-EINVAL);
  5565. if (arg->key_cipher != WMI_CIPHER_NONE && arg->key_data == NULL)
  5566. return ERR_PTR(-EINVAL);
  5567. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd) + arg->key_len);
  5568. if (!skb)
  5569. return ERR_PTR(-ENOMEM);
  5570. cmd = (struct wmi_vdev_install_key_cmd *)skb->data;
  5571. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5572. cmd->key_idx = __cpu_to_le32(arg->key_idx);
  5573. cmd->key_flags = __cpu_to_le32(arg->key_flags);
  5574. cmd->key_cipher = __cpu_to_le32(arg->key_cipher);
  5575. cmd->key_len = __cpu_to_le32(arg->key_len);
  5576. cmd->key_txmic_len = __cpu_to_le32(arg->key_txmic_len);
  5577. cmd->key_rxmic_len = __cpu_to_le32(arg->key_rxmic_len);
  5578. if (arg->macaddr)
  5579. ether_addr_copy(cmd->peer_macaddr.addr, arg->macaddr);
  5580. if (arg->key_data)
  5581. memcpy(cmd->key_data, arg->key_data, arg->key_len);
  5582. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5583. "wmi vdev install key idx %d cipher %d len %d\n",
  5584. arg->key_idx, arg->key_cipher, arg->key_len);
  5585. return skb;
  5586. }
  5587. static struct sk_buff *
  5588. ath10k_wmi_op_gen_vdev_spectral_conf(struct ath10k *ar,
  5589. const struct wmi_vdev_spectral_conf_arg *arg)
  5590. {
  5591. struct wmi_vdev_spectral_conf_cmd *cmd;
  5592. struct sk_buff *skb;
  5593. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5594. if (!skb)
  5595. return ERR_PTR(-ENOMEM);
  5596. cmd = (struct wmi_vdev_spectral_conf_cmd *)skb->data;
  5597. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5598. cmd->scan_count = __cpu_to_le32(arg->scan_count);
  5599. cmd->scan_period = __cpu_to_le32(arg->scan_period);
  5600. cmd->scan_priority = __cpu_to_le32(arg->scan_priority);
  5601. cmd->scan_fft_size = __cpu_to_le32(arg->scan_fft_size);
  5602. cmd->scan_gc_ena = __cpu_to_le32(arg->scan_gc_ena);
  5603. cmd->scan_restart_ena = __cpu_to_le32(arg->scan_restart_ena);
  5604. cmd->scan_noise_floor_ref = __cpu_to_le32(arg->scan_noise_floor_ref);
  5605. cmd->scan_init_delay = __cpu_to_le32(arg->scan_init_delay);
  5606. cmd->scan_nb_tone_thr = __cpu_to_le32(arg->scan_nb_tone_thr);
  5607. cmd->scan_str_bin_thr = __cpu_to_le32(arg->scan_str_bin_thr);
  5608. cmd->scan_wb_rpt_mode = __cpu_to_le32(arg->scan_wb_rpt_mode);
  5609. cmd->scan_rssi_rpt_mode = __cpu_to_le32(arg->scan_rssi_rpt_mode);
  5610. cmd->scan_rssi_thr = __cpu_to_le32(arg->scan_rssi_thr);
  5611. cmd->scan_pwr_format = __cpu_to_le32(arg->scan_pwr_format);
  5612. cmd->scan_rpt_mode = __cpu_to_le32(arg->scan_rpt_mode);
  5613. cmd->scan_bin_scale = __cpu_to_le32(arg->scan_bin_scale);
  5614. cmd->scan_dbm_adj = __cpu_to_le32(arg->scan_dbm_adj);
  5615. cmd->scan_chn_mask = __cpu_to_le32(arg->scan_chn_mask);
  5616. return skb;
  5617. }
  5618. static struct sk_buff *
  5619. ath10k_wmi_op_gen_vdev_spectral_enable(struct ath10k *ar, u32 vdev_id,
  5620. u32 trigger, u32 enable)
  5621. {
  5622. struct wmi_vdev_spectral_enable_cmd *cmd;
  5623. struct sk_buff *skb;
  5624. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5625. if (!skb)
  5626. return ERR_PTR(-ENOMEM);
  5627. cmd = (struct wmi_vdev_spectral_enable_cmd *)skb->data;
  5628. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5629. cmd->trigger_cmd = __cpu_to_le32(trigger);
  5630. cmd->enable_cmd = __cpu_to_le32(enable);
  5631. return skb;
  5632. }
  5633. static struct sk_buff *
  5634. ath10k_wmi_op_gen_peer_create(struct ath10k *ar, u32 vdev_id,
  5635. const u8 peer_addr[ETH_ALEN],
  5636. enum wmi_peer_type peer_type)
  5637. {
  5638. struct wmi_peer_create_cmd *cmd;
  5639. struct sk_buff *skb;
  5640. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5641. if (!skb)
  5642. return ERR_PTR(-ENOMEM);
  5643. cmd = (struct wmi_peer_create_cmd *)skb->data;
  5644. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5645. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5646. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5647. "wmi peer create vdev_id %d peer_addr %pM\n",
  5648. vdev_id, peer_addr);
  5649. return skb;
  5650. }
  5651. static struct sk_buff *
  5652. ath10k_wmi_op_gen_peer_delete(struct ath10k *ar, u32 vdev_id,
  5653. const u8 peer_addr[ETH_ALEN])
  5654. {
  5655. struct wmi_peer_delete_cmd *cmd;
  5656. struct sk_buff *skb;
  5657. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5658. if (!skb)
  5659. return ERR_PTR(-ENOMEM);
  5660. cmd = (struct wmi_peer_delete_cmd *)skb->data;
  5661. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5662. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5663. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5664. "wmi peer delete vdev_id %d peer_addr %pM\n",
  5665. vdev_id, peer_addr);
  5666. return skb;
  5667. }
  5668. static struct sk_buff *
  5669. ath10k_wmi_op_gen_peer_flush(struct ath10k *ar, u32 vdev_id,
  5670. const u8 peer_addr[ETH_ALEN], u32 tid_bitmap)
  5671. {
  5672. struct wmi_peer_flush_tids_cmd *cmd;
  5673. struct sk_buff *skb;
  5674. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5675. if (!skb)
  5676. return ERR_PTR(-ENOMEM);
  5677. cmd = (struct wmi_peer_flush_tids_cmd *)skb->data;
  5678. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5679. cmd->peer_tid_bitmap = __cpu_to_le32(tid_bitmap);
  5680. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5681. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5682. "wmi peer flush vdev_id %d peer_addr %pM tids %08x\n",
  5683. vdev_id, peer_addr, tid_bitmap);
  5684. return skb;
  5685. }
  5686. static struct sk_buff *
  5687. ath10k_wmi_op_gen_peer_set_param(struct ath10k *ar, u32 vdev_id,
  5688. const u8 *peer_addr,
  5689. enum wmi_peer_param param_id,
  5690. u32 param_value)
  5691. {
  5692. struct wmi_peer_set_param_cmd *cmd;
  5693. struct sk_buff *skb;
  5694. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5695. if (!skb)
  5696. return ERR_PTR(-ENOMEM);
  5697. cmd = (struct wmi_peer_set_param_cmd *)skb->data;
  5698. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5699. cmd->param_id = __cpu_to_le32(param_id);
  5700. cmd->param_value = __cpu_to_le32(param_value);
  5701. ether_addr_copy(cmd->peer_macaddr.addr, peer_addr);
  5702. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5703. "wmi vdev %d peer 0x%pM set param %d value %d\n",
  5704. vdev_id, peer_addr, param_id, param_value);
  5705. return skb;
  5706. }
  5707. static struct sk_buff *
  5708. ath10k_wmi_op_gen_set_psmode(struct ath10k *ar, u32 vdev_id,
  5709. enum wmi_sta_ps_mode psmode)
  5710. {
  5711. struct wmi_sta_powersave_mode_cmd *cmd;
  5712. struct sk_buff *skb;
  5713. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5714. if (!skb)
  5715. return ERR_PTR(-ENOMEM);
  5716. cmd = (struct wmi_sta_powersave_mode_cmd *)skb->data;
  5717. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5718. cmd->sta_ps_mode = __cpu_to_le32(psmode);
  5719. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5720. "wmi set powersave id 0x%x mode %d\n",
  5721. vdev_id, psmode);
  5722. return skb;
  5723. }
  5724. static struct sk_buff *
  5725. ath10k_wmi_op_gen_set_sta_ps(struct ath10k *ar, u32 vdev_id,
  5726. enum wmi_sta_powersave_param param_id,
  5727. u32 value)
  5728. {
  5729. struct wmi_sta_powersave_param_cmd *cmd;
  5730. struct sk_buff *skb;
  5731. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5732. if (!skb)
  5733. return ERR_PTR(-ENOMEM);
  5734. cmd = (struct wmi_sta_powersave_param_cmd *)skb->data;
  5735. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5736. cmd->param_id = __cpu_to_le32(param_id);
  5737. cmd->param_value = __cpu_to_le32(value);
  5738. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5739. "wmi sta ps param vdev_id 0x%x param %d value %d\n",
  5740. vdev_id, param_id, value);
  5741. return skb;
  5742. }
  5743. static struct sk_buff *
  5744. ath10k_wmi_op_gen_set_ap_ps(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  5745. enum wmi_ap_ps_peer_param param_id, u32 value)
  5746. {
  5747. struct wmi_ap_ps_peer_cmd *cmd;
  5748. struct sk_buff *skb;
  5749. if (!mac)
  5750. return ERR_PTR(-EINVAL);
  5751. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5752. if (!skb)
  5753. return ERR_PTR(-ENOMEM);
  5754. cmd = (struct wmi_ap_ps_peer_cmd *)skb->data;
  5755. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5756. cmd->param_id = __cpu_to_le32(param_id);
  5757. cmd->param_value = __cpu_to_le32(value);
  5758. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  5759. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5760. "wmi ap ps param vdev_id 0x%X param %d value %d mac_addr %pM\n",
  5761. vdev_id, param_id, value, mac);
  5762. return skb;
  5763. }
  5764. static struct sk_buff *
  5765. ath10k_wmi_op_gen_scan_chan_list(struct ath10k *ar,
  5766. const struct wmi_scan_chan_list_arg *arg)
  5767. {
  5768. struct wmi_scan_chan_list_cmd *cmd;
  5769. struct sk_buff *skb;
  5770. struct wmi_channel_arg *ch;
  5771. struct wmi_channel *ci;
  5772. int len;
  5773. int i;
  5774. len = sizeof(*cmd) + arg->n_channels * sizeof(struct wmi_channel);
  5775. skb = ath10k_wmi_alloc_skb(ar, len);
  5776. if (!skb)
  5777. return ERR_PTR(-EINVAL);
  5778. cmd = (struct wmi_scan_chan_list_cmd *)skb->data;
  5779. cmd->num_scan_chans = __cpu_to_le32(arg->n_channels);
  5780. for (i = 0; i < arg->n_channels; i++) {
  5781. ch = &arg->channels[i];
  5782. ci = &cmd->chan_info[i];
  5783. ath10k_wmi_put_wmi_channel(ci, ch);
  5784. }
  5785. return skb;
  5786. }
  5787. static void
  5788. ath10k_wmi_peer_assoc_fill(struct ath10k *ar, void *buf,
  5789. const struct wmi_peer_assoc_complete_arg *arg)
  5790. {
  5791. struct wmi_common_peer_assoc_complete_cmd *cmd = buf;
  5792. cmd->vdev_id = __cpu_to_le32(arg->vdev_id);
  5793. cmd->peer_new_assoc = __cpu_to_le32(arg->peer_reassoc ? 0 : 1);
  5794. cmd->peer_associd = __cpu_to_le32(arg->peer_aid);
  5795. cmd->peer_flags = __cpu_to_le32(arg->peer_flags);
  5796. cmd->peer_caps = __cpu_to_le32(arg->peer_caps);
  5797. cmd->peer_listen_intval = __cpu_to_le32(arg->peer_listen_intval);
  5798. cmd->peer_ht_caps = __cpu_to_le32(arg->peer_ht_caps);
  5799. cmd->peer_max_mpdu = __cpu_to_le32(arg->peer_max_mpdu);
  5800. cmd->peer_mpdu_density = __cpu_to_le32(arg->peer_mpdu_density);
  5801. cmd->peer_rate_caps = __cpu_to_le32(arg->peer_rate_caps);
  5802. cmd->peer_nss = __cpu_to_le32(arg->peer_num_spatial_streams);
  5803. cmd->peer_vht_caps = __cpu_to_le32(arg->peer_vht_caps);
  5804. cmd->peer_phymode = __cpu_to_le32(arg->peer_phymode);
  5805. ether_addr_copy(cmd->peer_macaddr.addr, arg->addr);
  5806. cmd->peer_legacy_rates.num_rates =
  5807. __cpu_to_le32(arg->peer_legacy_rates.num_rates);
  5808. memcpy(cmd->peer_legacy_rates.rates, arg->peer_legacy_rates.rates,
  5809. arg->peer_legacy_rates.num_rates);
  5810. cmd->peer_ht_rates.num_rates =
  5811. __cpu_to_le32(arg->peer_ht_rates.num_rates);
  5812. memcpy(cmd->peer_ht_rates.rates, arg->peer_ht_rates.rates,
  5813. arg->peer_ht_rates.num_rates);
  5814. cmd->peer_vht_rates.rx_max_rate =
  5815. __cpu_to_le32(arg->peer_vht_rates.rx_max_rate);
  5816. cmd->peer_vht_rates.rx_mcs_set =
  5817. __cpu_to_le32(arg->peer_vht_rates.rx_mcs_set);
  5818. cmd->peer_vht_rates.tx_max_rate =
  5819. __cpu_to_le32(arg->peer_vht_rates.tx_max_rate);
  5820. cmd->peer_vht_rates.tx_mcs_set =
  5821. __cpu_to_le32(arg->peer_vht_rates.tx_mcs_set);
  5822. }
  5823. static void
  5824. ath10k_wmi_peer_assoc_fill_main(struct ath10k *ar, void *buf,
  5825. const struct wmi_peer_assoc_complete_arg *arg)
  5826. {
  5827. struct wmi_main_peer_assoc_complete_cmd *cmd = buf;
  5828. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  5829. memset(cmd->peer_ht_info, 0, sizeof(cmd->peer_ht_info));
  5830. }
  5831. static void
  5832. ath10k_wmi_peer_assoc_fill_10_1(struct ath10k *ar, void *buf,
  5833. const struct wmi_peer_assoc_complete_arg *arg)
  5834. {
  5835. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  5836. }
  5837. static void
  5838. ath10k_wmi_peer_assoc_fill_10_2(struct ath10k *ar, void *buf,
  5839. const struct wmi_peer_assoc_complete_arg *arg)
  5840. {
  5841. struct wmi_10_2_peer_assoc_complete_cmd *cmd = buf;
  5842. int max_mcs, max_nss;
  5843. u32 info0;
  5844. /* TODO: Is using max values okay with firmware? */
  5845. max_mcs = 0xf;
  5846. max_nss = 0xf;
  5847. info0 = SM(max_mcs, WMI_PEER_ASSOC_INFO0_MAX_MCS_IDX) |
  5848. SM(max_nss, WMI_PEER_ASSOC_INFO0_MAX_NSS);
  5849. ath10k_wmi_peer_assoc_fill(ar, buf, arg);
  5850. cmd->info0 = __cpu_to_le32(info0);
  5851. }
  5852. static void
  5853. ath10k_wmi_peer_assoc_fill_10_4(struct ath10k *ar, void *buf,
  5854. const struct wmi_peer_assoc_complete_arg *arg)
  5855. {
  5856. struct wmi_10_4_peer_assoc_complete_cmd *cmd = buf;
  5857. ath10k_wmi_peer_assoc_fill_10_2(ar, buf, arg);
  5858. cmd->peer_bw_rxnss_override = 0;
  5859. }
  5860. static int
  5861. ath10k_wmi_peer_assoc_check_arg(const struct wmi_peer_assoc_complete_arg *arg)
  5862. {
  5863. if (arg->peer_mpdu_density > 16)
  5864. return -EINVAL;
  5865. if (arg->peer_legacy_rates.num_rates > MAX_SUPPORTED_RATES)
  5866. return -EINVAL;
  5867. if (arg->peer_ht_rates.num_rates > MAX_SUPPORTED_RATES)
  5868. return -EINVAL;
  5869. return 0;
  5870. }
  5871. static struct sk_buff *
  5872. ath10k_wmi_op_gen_peer_assoc(struct ath10k *ar,
  5873. const struct wmi_peer_assoc_complete_arg *arg)
  5874. {
  5875. size_t len = sizeof(struct wmi_main_peer_assoc_complete_cmd);
  5876. struct sk_buff *skb;
  5877. int ret;
  5878. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5879. if (ret)
  5880. return ERR_PTR(ret);
  5881. skb = ath10k_wmi_alloc_skb(ar, len);
  5882. if (!skb)
  5883. return ERR_PTR(-ENOMEM);
  5884. ath10k_wmi_peer_assoc_fill_main(ar, skb->data, arg);
  5885. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5886. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5887. arg->vdev_id, arg->addr,
  5888. arg->peer_reassoc ? "reassociate" : "new");
  5889. return skb;
  5890. }
  5891. static struct sk_buff *
  5892. ath10k_wmi_10_1_op_gen_peer_assoc(struct ath10k *ar,
  5893. const struct wmi_peer_assoc_complete_arg *arg)
  5894. {
  5895. size_t len = sizeof(struct wmi_10_1_peer_assoc_complete_cmd);
  5896. struct sk_buff *skb;
  5897. int ret;
  5898. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5899. if (ret)
  5900. return ERR_PTR(ret);
  5901. skb = ath10k_wmi_alloc_skb(ar, len);
  5902. if (!skb)
  5903. return ERR_PTR(-ENOMEM);
  5904. ath10k_wmi_peer_assoc_fill_10_1(ar, skb->data, arg);
  5905. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5906. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5907. arg->vdev_id, arg->addr,
  5908. arg->peer_reassoc ? "reassociate" : "new");
  5909. return skb;
  5910. }
  5911. static struct sk_buff *
  5912. ath10k_wmi_10_2_op_gen_peer_assoc(struct ath10k *ar,
  5913. const struct wmi_peer_assoc_complete_arg *arg)
  5914. {
  5915. size_t len = sizeof(struct wmi_10_2_peer_assoc_complete_cmd);
  5916. struct sk_buff *skb;
  5917. int ret;
  5918. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5919. if (ret)
  5920. return ERR_PTR(ret);
  5921. skb = ath10k_wmi_alloc_skb(ar, len);
  5922. if (!skb)
  5923. return ERR_PTR(-ENOMEM);
  5924. ath10k_wmi_peer_assoc_fill_10_2(ar, skb->data, arg);
  5925. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5926. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5927. arg->vdev_id, arg->addr,
  5928. arg->peer_reassoc ? "reassociate" : "new");
  5929. return skb;
  5930. }
  5931. static struct sk_buff *
  5932. ath10k_wmi_10_4_op_gen_peer_assoc(struct ath10k *ar,
  5933. const struct wmi_peer_assoc_complete_arg *arg)
  5934. {
  5935. size_t len = sizeof(struct wmi_10_4_peer_assoc_complete_cmd);
  5936. struct sk_buff *skb;
  5937. int ret;
  5938. ret = ath10k_wmi_peer_assoc_check_arg(arg);
  5939. if (ret)
  5940. return ERR_PTR(ret);
  5941. skb = ath10k_wmi_alloc_skb(ar, len);
  5942. if (!skb)
  5943. return ERR_PTR(-ENOMEM);
  5944. ath10k_wmi_peer_assoc_fill_10_4(ar, skb->data, arg);
  5945. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5946. "wmi peer assoc vdev %d addr %pM (%s)\n",
  5947. arg->vdev_id, arg->addr,
  5948. arg->peer_reassoc ? "reassociate" : "new");
  5949. return skb;
  5950. }
  5951. static struct sk_buff *
  5952. ath10k_wmi_10_2_op_gen_pdev_get_temperature(struct ath10k *ar)
  5953. {
  5954. struct sk_buff *skb;
  5955. skb = ath10k_wmi_alloc_skb(ar, 0);
  5956. if (!skb)
  5957. return ERR_PTR(-ENOMEM);
  5958. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev get temperature\n");
  5959. return skb;
  5960. }
  5961. static struct sk_buff *
  5962. ath10k_wmi_10_2_op_gen_pdev_bss_chan_info(struct ath10k *ar,
  5963. enum wmi_bss_survey_req_type type)
  5964. {
  5965. struct wmi_pdev_chan_info_req_cmd *cmd;
  5966. struct sk_buff *skb;
  5967. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5968. if (!skb)
  5969. return ERR_PTR(-ENOMEM);
  5970. cmd = (struct wmi_pdev_chan_info_req_cmd *)skb->data;
  5971. cmd->type = __cpu_to_le32(type);
  5972. ath10k_dbg(ar, ATH10K_DBG_WMI,
  5973. "wmi pdev bss info request type %d\n", type);
  5974. return skb;
  5975. }
  5976. /* This function assumes the beacon is already DMA mapped */
  5977. static struct sk_buff *
  5978. ath10k_wmi_op_gen_beacon_dma(struct ath10k *ar, u32 vdev_id, const void *bcn,
  5979. size_t bcn_len, u32 bcn_paddr, bool dtim_zero,
  5980. bool deliver_cab)
  5981. {
  5982. struct wmi_bcn_tx_ref_cmd *cmd;
  5983. struct sk_buff *skb;
  5984. struct ieee80211_hdr *hdr;
  5985. u16 fc;
  5986. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  5987. if (!skb)
  5988. return ERR_PTR(-ENOMEM);
  5989. hdr = (struct ieee80211_hdr *)bcn;
  5990. fc = le16_to_cpu(hdr->frame_control);
  5991. cmd = (struct wmi_bcn_tx_ref_cmd *)skb->data;
  5992. cmd->vdev_id = __cpu_to_le32(vdev_id);
  5993. cmd->data_len = __cpu_to_le32(bcn_len);
  5994. cmd->data_ptr = __cpu_to_le32(bcn_paddr);
  5995. cmd->msdu_id = 0;
  5996. cmd->frame_control = __cpu_to_le32(fc);
  5997. cmd->flags = 0;
  5998. cmd->antenna_mask = __cpu_to_le32(WMI_BCN_TX_REF_DEF_ANTENNA);
  5999. if (dtim_zero)
  6000. cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DTIM_ZERO);
  6001. if (deliver_cab)
  6002. cmd->flags |= __cpu_to_le32(WMI_BCN_TX_REF_FLAG_DELIVER_CAB);
  6003. return skb;
  6004. }
  6005. void ath10k_wmi_set_wmm_param(struct wmi_wmm_params *params,
  6006. const struct wmi_wmm_params_arg *arg)
  6007. {
  6008. params->cwmin = __cpu_to_le32(arg->cwmin);
  6009. params->cwmax = __cpu_to_le32(arg->cwmax);
  6010. params->aifs = __cpu_to_le32(arg->aifs);
  6011. params->txop = __cpu_to_le32(arg->txop);
  6012. params->acm = __cpu_to_le32(arg->acm);
  6013. params->no_ack = __cpu_to_le32(arg->no_ack);
  6014. }
  6015. static struct sk_buff *
  6016. ath10k_wmi_op_gen_pdev_set_wmm(struct ath10k *ar,
  6017. const struct wmi_wmm_params_all_arg *arg)
  6018. {
  6019. struct wmi_pdev_set_wmm_params *cmd;
  6020. struct sk_buff *skb;
  6021. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6022. if (!skb)
  6023. return ERR_PTR(-ENOMEM);
  6024. cmd = (struct wmi_pdev_set_wmm_params *)skb->data;
  6025. ath10k_wmi_set_wmm_param(&cmd->ac_be, &arg->ac_be);
  6026. ath10k_wmi_set_wmm_param(&cmd->ac_bk, &arg->ac_bk);
  6027. ath10k_wmi_set_wmm_param(&cmd->ac_vi, &arg->ac_vi);
  6028. ath10k_wmi_set_wmm_param(&cmd->ac_vo, &arg->ac_vo);
  6029. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi pdev set wmm params\n");
  6030. return skb;
  6031. }
  6032. static struct sk_buff *
  6033. ath10k_wmi_op_gen_request_stats(struct ath10k *ar, u32 stats_mask)
  6034. {
  6035. struct wmi_request_stats_cmd *cmd;
  6036. struct sk_buff *skb;
  6037. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6038. if (!skb)
  6039. return ERR_PTR(-ENOMEM);
  6040. cmd = (struct wmi_request_stats_cmd *)skb->data;
  6041. cmd->stats_id = __cpu_to_le32(stats_mask);
  6042. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi request stats 0x%08x\n",
  6043. stats_mask);
  6044. return skb;
  6045. }
  6046. static struct sk_buff *
  6047. ath10k_wmi_op_gen_force_fw_hang(struct ath10k *ar,
  6048. enum wmi_force_fw_hang_type type, u32 delay_ms)
  6049. {
  6050. struct wmi_force_fw_hang_cmd *cmd;
  6051. struct sk_buff *skb;
  6052. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6053. if (!skb)
  6054. return ERR_PTR(-ENOMEM);
  6055. cmd = (struct wmi_force_fw_hang_cmd *)skb->data;
  6056. cmd->type = __cpu_to_le32(type);
  6057. cmd->delay_ms = __cpu_to_le32(delay_ms);
  6058. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi force fw hang %d delay %d\n",
  6059. type, delay_ms);
  6060. return skb;
  6061. }
  6062. static struct sk_buff *
  6063. ath10k_wmi_op_gen_dbglog_cfg(struct ath10k *ar, u64 module_enable,
  6064. u32 log_level)
  6065. {
  6066. struct wmi_dbglog_cfg_cmd *cmd;
  6067. struct sk_buff *skb;
  6068. u32 cfg;
  6069. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6070. if (!skb)
  6071. return ERR_PTR(-ENOMEM);
  6072. cmd = (struct wmi_dbglog_cfg_cmd *)skb->data;
  6073. if (module_enable) {
  6074. cfg = SM(log_level,
  6075. ATH10K_DBGLOG_CFG_LOG_LVL);
  6076. } else {
  6077. /* set back defaults, all modules with WARN level */
  6078. cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
  6079. ATH10K_DBGLOG_CFG_LOG_LVL);
  6080. module_enable = ~0;
  6081. }
  6082. cmd->module_enable = __cpu_to_le32(module_enable);
  6083. cmd->module_valid = __cpu_to_le32(~0);
  6084. cmd->config_enable = __cpu_to_le32(cfg);
  6085. cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
  6086. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6087. "wmi dbglog cfg modules %08x %08x config %08x %08x\n",
  6088. __le32_to_cpu(cmd->module_enable),
  6089. __le32_to_cpu(cmd->module_valid),
  6090. __le32_to_cpu(cmd->config_enable),
  6091. __le32_to_cpu(cmd->config_valid));
  6092. return skb;
  6093. }
  6094. static struct sk_buff *
  6095. ath10k_wmi_10_4_op_gen_dbglog_cfg(struct ath10k *ar, u64 module_enable,
  6096. u32 log_level)
  6097. {
  6098. struct wmi_10_4_dbglog_cfg_cmd *cmd;
  6099. struct sk_buff *skb;
  6100. u32 cfg;
  6101. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6102. if (!skb)
  6103. return ERR_PTR(-ENOMEM);
  6104. cmd = (struct wmi_10_4_dbglog_cfg_cmd *)skb->data;
  6105. if (module_enable) {
  6106. cfg = SM(log_level,
  6107. ATH10K_DBGLOG_CFG_LOG_LVL);
  6108. } else {
  6109. /* set back defaults, all modules with WARN level */
  6110. cfg = SM(ATH10K_DBGLOG_LEVEL_WARN,
  6111. ATH10K_DBGLOG_CFG_LOG_LVL);
  6112. module_enable = ~0;
  6113. }
  6114. cmd->module_enable = __cpu_to_le64(module_enable);
  6115. cmd->module_valid = __cpu_to_le64(~0);
  6116. cmd->config_enable = __cpu_to_le32(cfg);
  6117. cmd->config_valid = __cpu_to_le32(ATH10K_DBGLOG_CFG_LOG_LVL_MASK);
  6118. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6119. "wmi dbglog cfg modules 0x%016llx 0x%016llx config %08x %08x\n",
  6120. __le64_to_cpu(cmd->module_enable),
  6121. __le64_to_cpu(cmd->module_valid),
  6122. __le32_to_cpu(cmd->config_enable),
  6123. __le32_to_cpu(cmd->config_valid));
  6124. return skb;
  6125. }
  6126. static struct sk_buff *
  6127. ath10k_wmi_op_gen_pktlog_enable(struct ath10k *ar, u32 ev_bitmap)
  6128. {
  6129. struct wmi_pdev_pktlog_enable_cmd *cmd;
  6130. struct sk_buff *skb;
  6131. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6132. if (!skb)
  6133. return ERR_PTR(-ENOMEM);
  6134. ev_bitmap &= ATH10K_PKTLOG_ANY;
  6135. cmd = (struct wmi_pdev_pktlog_enable_cmd *)skb->data;
  6136. cmd->ev_bitmap = __cpu_to_le32(ev_bitmap);
  6137. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi enable pktlog filter 0x%08x\n",
  6138. ev_bitmap);
  6139. return skb;
  6140. }
  6141. static struct sk_buff *
  6142. ath10k_wmi_op_gen_pktlog_disable(struct ath10k *ar)
  6143. {
  6144. struct sk_buff *skb;
  6145. skb = ath10k_wmi_alloc_skb(ar, 0);
  6146. if (!skb)
  6147. return ERR_PTR(-ENOMEM);
  6148. ath10k_dbg(ar, ATH10K_DBG_WMI, "wmi disable pktlog\n");
  6149. return skb;
  6150. }
  6151. static struct sk_buff *
  6152. ath10k_wmi_op_gen_pdev_set_quiet_mode(struct ath10k *ar, u32 period,
  6153. u32 duration, u32 next_offset,
  6154. u32 enabled)
  6155. {
  6156. struct wmi_pdev_set_quiet_cmd *cmd;
  6157. struct sk_buff *skb;
  6158. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6159. if (!skb)
  6160. return ERR_PTR(-ENOMEM);
  6161. cmd = (struct wmi_pdev_set_quiet_cmd *)skb->data;
  6162. cmd->period = __cpu_to_le32(period);
  6163. cmd->duration = __cpu_to_le32(duration);
  6164. cmd->next_start = __cpu_to_le32(next_offset);
  6165. cmd->enabled = __cpu_to_le32(enabled);
  6166. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6167. "wmi quiet param: period %u duration %u enabled %d\n",
  6168. period, duration, enabled);
  6169. return skb;
  6170. }
  6171. static struct sk_buff *
  6172. ath10k_wmi_op_gen_addba_clear_resp(struct ath10k *ar, u32 vdev_id,
  6173. const u8 *mac)
  6174. {
  6175. struct wmi_addba_clear_resp_cmd *cmd;
  6176. struct sk_buff *skb;
  6177. if (!mac)
  6178. return ERR_PTR(-EINVAL);
  6179. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6180. if (!skb)
  6181. return ERR_PTR(-ENOMEM);
  6182. cmd = (struct wmi_addba_clear_resp_cmd *)skb->data;
  6183. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6184. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6185. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6186. "wmi addba clear resp vdev_id 0x%X mac_addr %pM\n",
  6187. vdev_id, mac);
  6188. return skb;
  6189. }
  6190. static struct sk_buff *
  6191. ath10k_wmi_op_gen_addba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6192. u32 tid, u32 buf_size)
  6193. {
  6194. struct wmi_addba_send_cmd *cmd;
  6195. struct sk_buff *skb;
  6196. if (!mac)
  6197. return ERR_PTR(-EINVAL);
  6198. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6199. if (!skb)
  6200. return ERR_PTR(-ENOMEM);
  6201. cmd = (struct wmi_addba_send_cmd *)skb->data;
  6202. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6203. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6204. cmd->tid = __cpu_to_le32(tid);
  6205. cmd->buffersize = __cpu_to_le32(buf_size);
  6206. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6207. "wmi addba send vdev_id 0x%X mac_addr %pM tid %u bufsize %u\n",
  6208. vdev_id, mac, tid, buf_size);
  6209. return skb;
  6210. }
  6211. static struct sk_buff *
  6212. ath10k_wmi_op_gen_addba_set_resp(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6213. u32 tid, u32 status)
  6214. {
  6215. struct wmi_addba_setresponse_cmd *cmd;
  6216. struct sk_buff *skb;
  6217. if (!mac)
  6218. return ERR_PTR(-EINVAL);
  6219. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6220. if (!skb)
  6221. return ERR_PTR(-ENOMEM);
  6222. cmd = (struct wmi_addba_setresponse_cmd *)skb->data;
  6223. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6224. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6225. cmd->tid = __cpu_to_le32(tid);
  6226. cmd->statuscode = __cpu_to_le32(status);
  6227. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6228. "wmi addba set resp vdev_id 0x%X mac_addr %pM tid %u status %u\n",
  6229. vdev_id, mac, tid, status);
  6230. return skb;
  6231. }
  6232. static struct sk_buff *
  6233. ath10k_wmi_op_gen_delba_send(struct ath10k *ar, u32 vdev_id, const u8 *mac,
  6234. u32 tid, u32 initiator, u32 reason)
  6235. {
  6236. struct wmi_delba_send_cmd *cmd;
  6237. struct sk_buff *skb;
  6238. if (!mac)
  6239. return ERR_PTR(-EINVAL);
  6240. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6241. if (!skb)
  6242. return ERR_PTR(-ENOMEM);
  6243. cmd = (struct wmi_delba_send_cmd *)skb->data;
  6244. cmd->vdev_id = __cpu_to_le32(vdev_id);
  6245. ether_addr_copy(cmd->peer_macaddr.addr, mac);
  6246. cmd->tid = __cpu_to_le32(tid);
  6247. cmd->initiator = __cpu_to_le32(initiator);
  6248. cmd->reasoncode = __cpu_to_le32(reason);
  6249. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6250. "wmi delba send vdev_id 0x%X mac_addr %pM tid %u initiator %u reason %u\n",
  6251. vdev_id, mac, tid, initiator, reason);
  6252. return skb;
  6253. }
  6254. static struct sk_buff *
  6255. ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config(struct ath10k *ar, u32 param)
  6256. {
  6257. struct wmi_pdev_get_tpc_config_cmd *cmd;
  6258. struct sk_buff *skb;
  6259. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6260. if (!skb)
  6261. return ERR_PTR(-ENOMEM);
  6262. cmd = (struct wmi_pdev_get_tpc_config_cmd *)skb->data;
  6263. cmd->param = __cpu_to_le32(param);
  6264. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6265. "wmi pdev get tcp config param:%d\n", param);
  6266. return skb;
  6267. }
  6268. size_t ath10k_wmi_fw_stats_num_peers(struct list_head *head)
  6269. {
  6270. struct ath10k_fw_stats_peer *i;
  6271. size_t num = 0;
  6272. list_for_each_entry(i, head, list)
  6273. ++num;
  6274. return num;
  6275. }
  6276. size_t ath10k_wmi_fw_stats_num_vdevs(struct list_head *head)
  6277. {
  6278. struct ath10k_fw_stats_vdev *i;
  6279. size_t num = 0;
  6280. list_for_each_entry(i, head, list)
  6281. ++num;
  6282. return num;
  6283. }
  6284. static void
  6285. ath10k_wmi_fw_pdev_base_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6286. char *buf, u32 *length)
  6287. {
  6288. u32 len = *length;
  6289. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6290. len += scnprintf(buf + len, buf_len - len, "\n");
  6291. len += scnprintf(buf + len, buf_len - len, "%30s\n",
  6292. "ath10k PDEV stats");
  6293. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6294. "=================");
  6295. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6296. "Channel noise floor", pdev->ch_noise_floor);
  6297. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6298. "Channel TX power", pdev->chan_tx_power);
  6299. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6300. "TX frame count", pdev->tx_frame_count);
  6301. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6302. "RX frame count", pdev->rx_frame_count);
  6303. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6304. "RX clear count", pdev->rx_clear_count);
  6305. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6306. "Cycle count", pdev->cycle_count);
  6307. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6308. "PHY error count", pdev->phy_err_count);
  6309. *length = len;
  6310. }
  6311. static void
  6312. ath10k_wmi_fw_pdev_extra_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6313. char *buf, u32 *length)
  6314. {
  6315. u32 len = *length;
  6316. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6317. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6318. "RTS bad count", pdev->rts_bad);
  6319. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6320. "RTS good count", pdev->rts_good);
  6321. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6322. "FCS bad count", pdev->fcs_bad);
  6323. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6324. "No beacon count", pdev->no_beacons);
  6325. len += scnprintf(buf + len, buf_len - len, "%30s %10u\n",
  6326. "MIB int count", pdev->mib_int_count);
  6327. len += scnprintf(buf + len, buf_len - len, "\n");
  6328. *length = len;
  6329. }
  6330. static void
  6331. ath10k_wmi_fw_pdev_tx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6332. char *buf, u32 *length)
  6333. {
  6334. u32 len = *length;
  6335. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6336. len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
  6337. "ath10k PDEV TX stats");
  6338. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6339. "=================");
  6340. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6341. "HTT cookies queued", pdev->comp_queued);
  6342. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6343. "HTT cookies disp.", pdev->comp_delivered);
  6344. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6345. "MSDU queued", pdev->msdu_enqued);
  6346. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6347. "MPDU queued", pdev->mpdu_enqued);
  6348. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6349. "MSDUs dropped", pdev->wmm_drop);
  6350. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6351. "Local enqued", pdev->local_enqued);
  6352. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6353. "Local freed", pdev->local_freed);
  6354. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6355. "HW queued", pdev->hw_queued);
  6356. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6357. "PPDUs reaped", pdev->hw_reaped);
  6358. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6359. "Num underruns", pdev->underrun);
  6360. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6361. "PPDUs cleaned", pdev->tx_abort);
  6362. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6363. "MPDUs requed", pdev->mpdus_requed);
  6364. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6365. "Excessive retries", pdev->tx_ko);
  6366. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6367. "HW rate", pdev->data_rc);
  6368. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6369. "Sched self tiggers", pdev->self_triggers);
  6370. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6371. "Dropped due to SW retries",
  6372. pdev->sw_retry_failure);
  6373. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6374. "Illegal rate phy errors",
  6375. pdev->illgl_rate_phy_err);
  6376. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6377. "Pdev continuous xretry", pdev->pdev_cont_xretry);
  6378. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6379. "TX timeout", pdev->pdev_tx_timeout);
  6380. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6381. "PDEV resets", pdev->pdev_resets);
  6382. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6383. "PHY underrun", pdev->phy_underrun);
  6384. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6385. "MPDU is more than txop limit", pdev->txop_ovf);
  6386. *length = len;
  6387. }
  6388. static void
  6389. ath10k_wmi_fw_pdev_rx_stats_fill(const struct ath10k_fw_stats_pdev *pdev,
  6390. char *buf, u32 *length)
  6391. {
  6392. u32 len = *length;
  6393. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6394. len += scnprintf(buf + len, buf_len - len, "\n%30s\n",
  6395. "ath10k PDEV RX stats");
  6396. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6397. "=================");
  6398. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6399. "Mid PPDU route change",
  6400. pdev->mid_ppdu_route_change);
  6401. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6402. "Tot. number of statuses", pdev->status_rcvd);
  6403. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6404. "Extra frags on rings 0", pdev->r0_frags);
  6405. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6406. "Extra frags on rings 1", pdev->r1_frags);
  6407. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6408. "Extra frags on rings 2", pdev->r2_frags);
  6409. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6410. "Extra frags on rings 3", pdev->r3_frags);
  6411. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6412. "MSDUs delivered to HTT", pdev->htt_msdus);
  6413. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6414. "MPDUs delivered to HTT", pdev->htt_mpdus);
  6415. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6416. "MSDUs delivered to stack", pdev->loc_msdus);
  6417. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6418. "MPDUs delivered to stack", pdev->loc_mpdus);
  6419. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6420. "Oversized AMSUs", pdev->oversize_amsdu);
  6421. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6422. "PHY errors", pdev->phy_errs);
  6423. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6424. "PHY errors drops", pdev->phy_err_drop);
  6425. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6426. "MPDU errors (FCS, MIC, ENC)", pdev->mpdu_errs);
  6427. *length = len;
  6428. }
  6429. static void
  6430. ath10k_wmi_fw_vdev_stats_fill(const struct ath10k_fw_stats_vdev *vdev,
  6431. char *buf, u32 *length)
  6432. {
  6433. u32 len = *length;
  6434. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6435. int i;
  6436. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6437. "vdev id", vdev->vdev_id);
  6438. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6439. "beacon snr", vdev->beacon_snr);
  6440. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6441. "data snr", vdev->data_snr);
  6442. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6443. "num rx frames", vdev->num_rx_frames);
  6444. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6445. "num rts fail", vdev->num_rts_fail);
  6446. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6447. "num rts success", vdev->num_rts_success);
  6448. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6449. "num rx err", vdev->num_rx_err);
  6450. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6451. "num rx discard", vdev->num_rx_discard);
  6452. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6453. "num tx not acked", vdev->num_tx_not_acked);
  6454. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames); i++)
  6455. len += scnprintf(buf + len, buf_len - len,
  6456. "%25s [%02d] %u\n",
  6457. "num tx frames", i,
  6458. vdev->num_tx_frames[i]);
  6459. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_retries); i++)
  6460. len += scnprintf(buf + len, buf_len - len,
  6461. "%25s [%02d] %u\n",
  6462. "num tx frames retries", i,
  6463. vdev->num_tx_frames_retries[i]);
  6464. for (i = 0 ; i < ARRAY_SIZE(vdev->num_tx_frames_failures); i++)
  6465. len += scnprintf(buf + len, buf_len - len,
  6466. "%25s [%02d] %u\n",
  6467. "num tx frames failures", i,
  6468. vdev->num_tx_frames_failures[i]);
  6469. for (i = 0 ; i < ARRAY_SIZE(vdev->tx_rate_history); i++)
  6470. len += scnprintf(buf + len, buf_len - len,
  6471. "%25s [%02d] 0x%08x\n",
  6472. "tx rate history", i,
  6473. vdev->tx_rate_history[i]);
  6474. for (i = 0 ; i < ARRAY_SIZE(vdev->beacon_rssi_history); i++)
  6475. len += scnprintf(buf + len, buf_len - len,
  6476. "%25s [%02d] %u\n",
  6477. "beacon rssi history", i,
  6478. vdev->beacon_rssi_history[i]);
  6479. len += scnprintf(buf + len, buf_len - len, "\n");
  6480. *length = len;
  6481. }
  6482. static void
  6483. ath10k_wmi_fw_peer_stats_fill(const struct ath10k_fw_stats_peer *peer,
  6484. char *buf, u32 *length)
  6485. {
  6486. u32 len = *length;
  6487. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6488. len += scnprintf(buf + len, buf_len - len, "%30s %pM\n",
  6489. "Peer MAC address", peer->peer_macaddr);
  6490. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6491. "Peer RSSI", peer->peer_rssi);
  6492. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6493. "Peer TX rate", peer->peer_tx_rate);
  6494. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6495. "Peer RX rate", peer->peer_rx_rate);
  6496. len += scnprintf(buf + len, buf_len - len, "%30s %u\n",
  6497. "Peer RX duration", peer->rx_duration);
  6498. len += scnprintf(buf + len, buf_len - len, "\n");
  6499. *length = len;
  6500. }
  6501. void ath10k_wmi_main_op_fw_stats_fill(struct ath10k *ar,
  6502. struct ath10k_fw_stats *fw_stats,
  6503. char *buf)
  6504. {
  6505. u32 len = 0;
  6506. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6507. const struct ath10k_fw_stats_pdev *pdev;
  6508. const struct ath10k_fw_stats_vdev *vdev;
  6509. const struct ath10k_fw_stats_peer *peer;
  6510. size_t num_peers;
  6511. size_t num_vdevs;
  6512. spin_lock_bh(&ar->data_lock);
  6513. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  6514. struct ath10k_fw_stats_pdev, list);
  6515. if (!pdev) {
  6516. ath10k_warn(ar, "failed to get pdev stats\n");
  6517. goto unlock;
  6518. }
  6519. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  6520. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  6521. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  6522. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  6523. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  6524. len += scnprintf(buf + len, buf_len - len, "\n");
  6525. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6526. "ath10k VDEV stats", num_vdevs);
  6527. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6528. "=================");
  6529. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  6530. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  6531. }
  6532. len += scnprintf(buf + len, buf_len - len, "\n");
  6533. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6534. "ath10k PEER stats", num_peers);
  6535. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6536. "=================");
  6537. list_for_each_entry(peer, &fw_stats->peers, list) {
  6538. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  6539. }
  6540. unlock:
  6541. spin_unlock_bh(&ar->data_lock);
  6542. if (len >= buf_len)
  6543. buf[len - 1] = 0;
  6544. else
  6545. buf[len] = 0;
  6546. }
  6547. void ath10k_wmi_10x_op_fw_stats_fill(struct ath10k *ar,
  6548. struct ath10k_fw_stats *fw_stats,
  6549. char *buf)
  6550. {
  6551. unsigned int len = 0;
  6552. unsigned int buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6553. const struct ath10k_fw_stats_pdev *pdev;
  6554. const struct ath10k_fw_stats_vdev *vdev;
  6555. const struct ath10k_fw_stats_peer *peer;
  6556. size_t num_peers;
  6557. size_t num_vdevs;
  6558. spin_lock_bh(&ar->data_lock);
  6559. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  6560. struct ath10k_fw_stats_pdev, list);
  6561. if (!pdev) {
  6562. ath10k_warn(ar, "failed to get pdev stats\n");
  6563. goto unlock;
  6564. }
  6565. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  6566. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  6567. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  6568. ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
  6569. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  6570. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  6571. len += scnprintf(buf + len, buf_len - len, "\n");
  6572. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6573. "ath10k VDEV stats", num_vdevs);
  6574. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6575. "=================");
  6576. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  6577. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  6578. }
  6579. len += scnprintf(buf + len, buf_len - len, "\n");
  6580. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6581. "ath10k PEER stats", num_peers);
  6582. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6583. "=================");
  6584. list_for_each_entry(peer, &fw_stats->peers, list) {
  6585. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  6586. }
  6587. unlock:
  6588. spin_unlock_bh(&ar->data_lock);
  6589. if (len >= buf_len)
  6590. buf[len - 1] = 0;
  6591. else
  6592. buf[len] = 0;
  6593. }
  6594. static struct sk_buff *
  6595. ath10k_wmi_op_gen_pdev_enable_adaptive_cca(struct ath10k *ar, u8 enable,
  6596. u32 detect_level, u32 detect_margin)
  6597. {
  6598. struct wmi_pdev_set_adaptive_cca_params *cmd;
  6599. struct sk_buff *skb;
  6600. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6601. if (!skb)
  6602. return ERR_PTR(-ENOMEM);
  6603. cmd = (struct wmi_pdev_set_adaptive_cca_params *)skb->data;
  6604. cmd->enable = __cpu_to_le32(enable);
  6605. cmd->cca_detect_level = __cpu_to_le32(detect_level);
  6606. cmd->cca_detect_margin = __cpu_to_le32(detect_margin);
  6607. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6608. "wmi pdev set adaptive cca params enable:%d detection level:%d detection margin:%d\n",
  6609. enable, detect_level, detect_margin);
  6610. return skb;
  6611. }
  6612. void ath10k_wmi_10_4_op_fw_stats_fill(struct ath10k *ar,
  6613. struct ath10k_fw_stats *fw_stats,
  6614. char *buf)
  6615. {
  6616. u32 len = 0;
  6617. u32 buf_len = ATH10K_FW_STATS_BUF_SIZE;
  6618. const struct ath10k_fw_stats_pdev *pdev;
  6619. const struct ath10k_fw_stats_vdev *vdev;
  6620. const struct ath10k_fw_stats_peer *peer;
  6621. size_t num_peers;
  6622. size_t num_vdevs;
  6623. spin_lock_bh(&ar->data_lock);
  6624. pdev = list_first_entry_or_null(&fw_stats->pdevs,
  6625. struct ath10k_fw_stats_pdev, list);
  6626. if (!pdev) {
  6627. ath10k_warn(ar, "failed to get pdev stats\n");
  6628. goto unlock;
  6629. }
  6630. num_peers = ath10k_wmi_fw_stats_num_peers(&fw_stats->peers);
  6631. num_vdevs = ath10k_wmi_fw_stats_num_vdevs(&fw_stats->vdevs);
  6632. ath10k_wmi_fw_pdev_base_stats_fill(pdev, buf, &len);
  6633. ath10k_wmi_fw_pdev_extra_stats_fill(pdev, buf, &len);
  6634. ath10k_wmi_fw_pdev_tx_stats_fill(pdev, buf, &len);
  6635. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6636. "HW paused", pdev->hw_paused);
  6637. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6638. "Seqs posted", pdev->seq_posted);
  6639. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6640. "Seqs failed queueing", pdev->seq_failed_queueing);
  6641. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6642. "Seqs completed", pdev->seq_completed);
  6643. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6644. "Seqs restarted", pdev->seq_restarted);
  6645. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6646. "MU Seqs posted", pdev->mu_seq_posted);
  6647. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6648. "MPDUs SW flushed", pdev->mpdus_sw_flush);
  6649. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6650. "MPDUs HW filtered", pdev->mpdus_hw_filter);
  6651. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6652. "MPDUs truncated", pdev->mpdus_truncated);
  6653. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6654. "MPDUs receive no ACK", pdev->mpdus_ack_failed);
  6655. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6656. "MPDUs expired", pdev->mpdus_expired);
  6657. ath10k_wmi_fw_pdev_rx_stats_fill(pdev, buf, &len);
  6658. len += scnprintf(buf + len, buf_len - len, "%30s %10d\n",
  6659. "Num Rx Overflow errors", pdev->rx_ovfl_errs);
  6660. len += scnprintf(buf + len, buf_len - len, "\n");
  6661. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6662. "ath10k VDEV stats", num_vdevs);
  6663. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6664. "=================");
  6665. list_for_each_entry(vdev, &fw_stats->vdevs, list) {
  6666. ath10k_wmi_fw_vdev_stats_fill(vdev, buf, &len);
  6667. }
  6668. len += scnprintf(buf + len, buf_len - len, "\n");
  6669. len += scnprintf(buf + len, buf_len - len, "%30s (%zu)\n",
  6670. "ath10k PEER stats", num_peers);
  6671. len += scnprintf(buf + len, buf_len - len, "%30s\n\n",
  6672. "=================");
  6673. list_for_each_entry(peer, &fw_stats->peers, list) {
  6674. ath10k_wmi_fw_peer_stats_fill(peer, buf, &len);
  6675. }
  6676. unlock:
  6677. spin_unlock_bh(&ar->data_lock);
  6678. if (len >= buf_len)
  6679. buf[len - 1] = 0;
  6680. else
  6681. buf[len] = 0;
  6682. }
  6683. int ath10k_wmi_op_get_vdev_subtype(struct ath10k *ar,
  6684. enum wmi_vdev_subtype subtype)
  6685. {
  6686. switch (subtype) {
  6687. case WMI_VDEV_SUBTYPE_NONE:
  6688. return WMI_VDEV_SUBTYPE_LEGACY_NONE;
  6689. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  6690. return WMI_VDEV_SUBTYPE_LEGACY_P2P_DEV;
  6691. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  6692. return WMI_VDEV_SUBTYPE_LEGACY_P2P_CLI;
  6693. case WMI_VDEV_SUBTYPE_P2P_GO:
  6694. return WMI_VDEV_SUBTYPE_LEGACY_P2P_GO;
  6695. case WMI_VDEV_SUBTYPE_PROXY_STA:
  6696. return WMI_VDEV_SUBTYPE_LEGACY_PROXY_STA;
  6697. case WMI_VDEV_SUBTYPE_MESH_11S:
  6698. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  6699. return -ENOTSUPP;
  6700. }
  6701. return -ENOTSUPP;
  6702. }
  6703. static int ath10k_wmi_10_2_4_op_get_vdev_subtype(struct ath10k *ar,
  6704. enum wmi_vdev_subtype subtype)
  6705. {
  6706. switch (subtype) {
  6707. case WMI_VDEV_SUBTYPE_NONE:
  6708. return WMI_VDEV_SUBTYPE_10_2_4_NONE;
  6709. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  6710. return WMI_VDEV_SUBTYPE_10_2_4_P2P_DEV;
  6711. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  6712. return WMI_VDEV_SUBTYPE_10_2_4_P2P_CLI;
  6713. case WMI_VDEV_SUBTYPE_P2P_GO:
  6714. return WMI_VDEV_SUBTYPE_10_2_4_P2P_GO;
  6715. case WMI_VDEV_SUBTYPE_PROXY_STA:
  6716. return WMI_VDEV_SUBTYPE_10_2_4_PROXY_STA;
  6717. case WMI_VDEV_SUBTYPE_MESH_11S:
  6718. return WMI_VDEV_SUBTYPE_10_2_4_MESH_11S;
  6719. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  6720. return -ENOTSUPP;
  6721. }
  6722. return -ENOTSUPP;
  6723. }
  6724. static int ath10k_wmi_10_4_op_get_vdev_subtype(struct ath10k *ar,
  6725. enum wmi_vdev_subtype subtype)
  6726. {
  6727. switch (subtype) {
  6728. case WMI_VDEV_SUBTYPE_NONE:
  6729. return WMI_VDEV_SUBTYPE_10_4_NONE;
  6730. case WMI_VDEV_SUBTYPE_P2P_DEVICE:
  6731. return WMI_VDEV_SUBTYPE_10_4_P2P_DEV;
  6732. case WMI_VDEV_SUBTYPE_P2P_CLIENT:
  6733. return WMI_VDEV_SUBTYPE_10_4_P2P_CLI;
  6734. case WMI_VDEV_SUBTYPE_P2P_GO:
  6735. return WMI_VDEV_SUBTYPE_10_4_P2P_GO;
  6736. case WMI_VDEV_SUBTYPE_PROXY_STA:
  6737. return WMI_VDEV_SUBTYPE_10_4_PROXY_STA;
  6738. case WMI_VDEV_SUBTYPE_MESH_11S:
  6739. return WMI_VDEV_SUBTYPE_10_4_MESH_11S;
  6740. case WMI_VDEV_SUBTYPE_MESH_NON_11S:
  6741. return WMI_VDEV_SUBTYPE_10_4_MESH_NON_11S;
  6742. }
  6743. return -ENOTSUPP;
  6744. }
  6745. static struct sk_buff *
  6746. ath10k_wmi_10_4_ext_resource_config(struct ath10k *ar,
  6747. enum wmi_host_platform_type type,
  6748. u32 fw_feature_bitmap)
  6749. {
  6750. struct wmi_ext_resource_config_10_4_cmd *cmd;
  6751. struct sk_buff *skb;
  6752. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6753. if (!skb)
  6754. return ERR_PTR(-ENOMEM);
  6755. cmd = (struct wmi_ext_resource_config_10_4_cmd *)skb->data;
  6756. cmd->host_platform_config = __cpu_to_le32(type);
  6757. cmd->fw_feature_bitmap = __cpu_to_le32(fw_feature_bitmap);
  6758. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6759. "wmi ext resource config host type %d firmware feature bitmap %08x\n",
  6760. type, fw_feature_bitmap);
  6761. return skb;
  6762. }
  6763. static struct sk_buff *
  6764. ath10k_wmi_op_gen_echo(struct ath10k *ar, u32 value)
  6765. {
  6766. struct wmi_echo_cmd *cmd;
  6767. struct sk_buff *skb;
  6768. skb = ath10k_wmi_alloc_skb(ar, sizeof(*cmd));
  6769. if (!skb)
  6770. return ERR_PTR(-ENOMEM);
  6771. cmd = (struct wmi_echo_cmd *)skb->data;
  6772. cmd->value = cpu_to_le32(value);
  6773. ath10k_dbg(ar, ATH10K_DBG_WMI,
  6774. "wmi echo value 0x%08x\n", value);
  6775. return skb;
  6776. }
  6777. int
  6778. ath10k_wmi_barrier(struct ath10k *ar)
  6779. {
  6780. int ret;
  6781. int time_left;
  6782. spin_lock_bh(&ar->data_lock);
  6783. reinit_completion(&ar->wmi.barrier);
  6784. spin_unlock_bh(&ar->data_lock);
  6785. ret = ath10k_wmi_echo(ar, ATH10K_WMI_BARRIER_ECHO_ID);
  6786. if (ret) {
  6787. ath10k_warn(ar, "failed to submit wmi echo: %d\n", ret);
  6788. return ret;
  6789. }
  6790. time_left = wait_for_completion_timeout(&ar->wmi.barrier,
  6791. ATH10K_WMI_BARRIER_TIMEOUT_HZ);
  6792. if (!time_left)
  6793. return -ETIMEDOUT;
  6794. return 0;
  6795. }
  6796. static const struct wmi_ops wmi_ops = {
  6797. .rx = ath10k_wmi_op_rx,
  6798. .map_svc = wmi_main_svc_map,
  6799. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6800. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6801. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6802. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6803. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6804. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  6805. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6806. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6807. .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
  6808. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6809. .pull_fw_stats = ath10k_wmi_main_op_pull_fw_stats,
  6810. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6811. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  6812. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6813. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6814. .gen_pdev_set_rd = ath10k_wmi_op_gen_pdev_set_rd,
  6815. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6816. .gen_init = ath10k_wmi_op_gen_init,
  6817. .gen_start_scan = ath10k_wmi_op_gen_start_scan,
  6818. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6819. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6820. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6821. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6822. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6823. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6824. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6825. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6826. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6827. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6828. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6829. /* .gen_vdev_wmm_conf not implemented */
  6830. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6831. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6832. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6833. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6834. .gen_peer_assoc = ath10k_wmi_op_gen_peer_assoc,
  6835. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6836. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6837. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6838. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6839. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6840. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6841. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6842. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6843. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6844. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6845. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6846. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6847. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6848. /* .gen_pdev_get_temperature not implemented */
  6849. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6850. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6851. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6852. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6853. .fw_stats_fill = ath10k_wmi_main_op_fw_stats_fill,
  6854. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  6855. .gen_echo = ath10k_wmi_op_gen_echo,
  6856. /* .gen_bcn_tmpl not implemented */
  6857. /* .gen_prb_tmpl not implemented */
  6858. /* .gen_p2p_go_bcn_ie not implemented */
  6859. /* .gen_adaptive_qcs not implemented */
  6860. /* .gen_pdev_enable_adaptive_cca not implemented */
  6861. };
  6862. static const struct wmi_ops wmi_10_1_ops = {
  6863. .rx = ath10k_wmi_10_1_op_rx,
  6864. .map_svc = wmi_10x_svc_map,
  6865. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  6866. .pull_fw_stats = ath10k_wmi_10x_op_pull_fw_stats,
  6867. .gen_init = ath10k_wmi_10_1_op_gen_init,
  6868. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  6869. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  6870. .gen_peer_assoc = ath10k_wmi_10_1_op_gen_peer_assoc,
  6871. /* .gen_pdev_get_temperature not implemented */
  6872. /* shared with main branch */
  6873. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6874. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6875. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6876. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6877. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6878. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  6879. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6880. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6881. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6882. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6883. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  6884. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6885. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6886. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6887. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6888. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6889. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6890. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6891. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6892. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6893. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6894. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6895. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6896. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6897. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6898. /* .gen_vdev_wmm_conf not implemented */
  6899. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6900. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6901. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6902. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6903. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6904. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6905. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6906. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6907. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6908. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6909. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6910. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6911. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6912. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6913. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6914. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6915. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6916. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6917. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6918. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6919. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6920. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  6921. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  6922. .gen_echo = ath10k_wmi_op_gen_echo,
  6923. /* .gen_bcn_tmpl not implemented */
  6924. /* .gen_prb_tmpl not implemented */
  6925. /* .gen_p2p_go_bcn_ie not implemented */
  6926. /* .gen_adaptive_qcs not implemented */
  6927. /* .gen_pdev_enable_adaptive_cca not implemented */
  6928. };
  6929. static const struct wmi_ops wmi_10_2_ops = {
  6930. .rx = ath10k_wmi_10_2_op_rx,
  6931. .pull_fw_stats = ath10k_wmi_10_2_op_pull_fw_stats,
  6932. .gen_init = ath10k_wmi_10_2_op_gen_init,
  6933. .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
  6934. /* .gen_pdev_get_temperature not implemented */
  6935. /* shared with 10.1 */
  6936. .map_svc = wmi_10x_svc_map,
  6937. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  6938. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  6939. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  6940. .gen_echo = ath10k_wmi_op_gen_echo,
  6941. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  6942. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  6943. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  6944. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  6945. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  6946. .pull_swba = ath10k_wmi_op_pull_swba_ev,
  6947. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  6948. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  6949. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  6950. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  6951. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  6952. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  6953. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  6954. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  6955. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  6956. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  6957. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  6958. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  6959. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  6960. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  6961. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  6962. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  6963. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  6964. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  6965. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  6966. /* .gen_vdev_wmm_conf not implemented */
  6967. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  6968. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  6969. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  6970. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  6971. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  6972. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  6973. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  6974. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  6975. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  6976. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  6977. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  6978. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  6979. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  6980. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  6981. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  6982. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  6983. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  6984. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  6985. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  6986. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  6987. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  6988. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  6989. .get_vdev_subtype = ath10k_wmi_op_get_vdev_subtype,
  6990. /* .gen_pdev_enable_adaptive_cca not implemented */
  6991. };
  6992. static const struct wmi_ops wmi_10_2_4_ops = {
  6993. .rx = ath10k_wmi_10_2_op_rx,
  6994. .pull_fw_stats = ath10k_wmi_10_2_4_op_pull_fw_stats,
  6995. .gen_init = ath10k_wmi_10_2_op_gen_init,
  6996. .gen_peer_assoc = ath10k_wmi_10_2_op_gen_peer_assoc,
  6997. .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
  6998. .gen_pdev_bss_chan_info_req = ath10k_wmi_10_2_op_gen_pdev_bss_chan_info,
  6999. /* shared with 10.1 */
  7000. .map_svc = wmi_10x_svc_map,
  7001. .pull_svc_rdy = ath10k_wmi_10x_op_pull_svc_rdy_ev,
  7002. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  7003. .gen_start_scan = ath10k_wmi_10x_op_gen_start_scan,
  7004. .gen_echo = ath10k_wmi_op_gen_echo,
  7005. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7006. .pull_mgmt_rx = ath10k_wmi_op_pull_mgmt_rx_ev,
  7007. .pull_ch_info = ath10k_wmi_op_pull_ch_info_ev,
  7008. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7009. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7010. .pull_swba = ath10k_wmi_10_2_4_op_pull_swba_ev,
  7011. .pull_phyerr_hdr = ath10k_wmi_op_pull_phyerr_ev_hdr,
  7012. .pull_phyerr = ath10k_wmi_op_pull_phyerr_ev,
  7013. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7014. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7015. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7016. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7017. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7018. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7019. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7020. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7021. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7022. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7023. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7024. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7025. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7026. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7027. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7028. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7029. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7030. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7031. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7032. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7033. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7034. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7035. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7036. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7037. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7038. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7039. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7040. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7041. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7042. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7043. .gen_dbglog_cfg = ath10k_wmi_op_gen_dbglog_cfg,
  7044. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7045. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7046. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7047. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7048. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7049. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7050. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7051. .gen_pdev_get_tpc_config = ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config,
  7052. .fw_stats_fill = ath10k_wmi_10x_op_fw_stats_fill,
  7053. .gen_pdev_enable_adaptive_cca =
  7054. ath10k_wmi_op_gen_pdev_enable_adaptive_cca,
  7055. .get_vdev_subtype = ath10k_wmi_10_2_4_op_get_vdev_subtype,
  7056. /* .gen_bcn_tmpl not implemented */
  7057. /* .gen_prb_tmpl not implemented */
  7058. /* .gen_p2p_go_bcn_ie not implemented */
  7059. /* .gen_adaptive_qcs not implemented */
  7060. };
  7061. static const struct wmi_ops wmi_10_4_ops = {
  7062. .rx = ath10k_wmi_10_4_op_rx,
  7063. .map_svc = wmi_10_4_svc_map,
  7064. .pull_fw_stats = ath10k_wmi_10_4_op_pull_fw_stats,
  7065. .pull_scan = ath10k_wmi_op_pull_scan_ev,
  7066. .pull_mgmt_rx = ath10k_wmi_10_4_op_pull_mgmt_rx_ev,
  7067. .pull_ch_info = ath10k_wmi_10_4_op_pull_ch_info_ev,
  7068. .pull_vdev_start = ath10k_wmi_op_pull_vdev_start_ev,
  7069. .pull_peer_kick = ath10k_wmi_op_pull_peer_kick_ev,
  7070. .pull_swba = ath10k_wmi_10_4_op_pull_swba_ev,
  7071. .pull_phyerr_hdr = ath10k_wmi_10_4_op_pull_phyerr_ev_hdr,
  7072. .pull_phyerr = ath10k_wmi_10_4_op_pull_phyerr_ev,
  7073. .pull_svc_rdy = ath10k_wmi_main_op_pull_svc_rdy_ev,
  7074. .pull_rdy = ath10k_wmi_op_pull_rdy_ev,
  7075. .pull_roam_ev = ath10k_wmi_op_pull_roam_ev,
  7076. .get_txbf_conf_scheme = ath10k_wmi_10_4_txbf_conf_scheme,
  7077. .gen_pdev_suspend = ath10k_wmi_op_gen_pdev_suspend,
  7078. .gen_pdev_resume = ath10k_wmi_op_gen_pdev_resume,
  7079. .gen_pdev_set_rd = ath10k_wmi_10x_op_gen_pdev_set_rd,
  7080. .gen_pdev_set_param = ath10k_wmi_op_gen_pdev_set_param,
  7081. .gen_init = ath10k_wmi_10_4_op_gen_init,
  7082. .gen_start_scan = ath10k_wmi_op_gen_start_scan,
  7083. .gen_stop_scan = ath10k_wmi_op_gen_stop_scan,
  7084. .gen_vdev_create = ath10k_wmi_op_gen_vdev_create,
  7085. .gen_vdev_delete = ath10k_wmi_op_gen_vdev_delete,
  7086. .gen_vdev_start = ath10k_wmi_op_gen_vdev_start,
  7087. .gen_vdev_stop = ath10k_wmi_op_gen_vdev_stop,
  7088. .gen_vdev_up = ath10k_wmi_op_gen_vdev_up,
  7089. .gen_vdev_down = ath10k_wmi_op_gen_vdev_down,
  7090. .gen_vdev_set_param = ath10k_wmi_op_gen_vdev_set_param,
  7091. .gen_vdev_install_key = ath10k_wmi_op_gen_vdev_install_key,
  7092. .gen_vdev_spectral_conf = ath10k_wmi_op_gen_vdev_spectral_conf,
  7093. .gen_vdev_spectral_enable = ath10k_wmi_op_gen_vdev_spectral_enable,
  7094. .gen_peer_create = ath10k_wmi_op_gen_peer_create,
  7095. .gen_peer_delete = ath10k_wmi_op_gen_peer_delete,
  7096. .gen_peer_flush = ath10k_wmi_op_gen_peer_flush,
  7097. .gen_peer_set_param = ath10k_wmi_op_gen_peer_set_param,
  7098. .gen_peer_assoc = ath10k_wmi_10_4_op_gen_peer_assoc,
  7099. .gen_set_psmode = ath10k_wmi_op_gen_set_psmode,
  7100. .gen_set_sta_ps = ath10k_wmi_op_gen_set_sta_ps,
  7101. .gen_set_ap_ps = ath10k_wmi_op_gen_set_ap_ps,
  7102. .gen_scan_chan_list = ath10k_wmi_op_gen_scan_chan_list,
  7103. .gen_beacon_dma = ath10k_wmi_op_gen_beacon_dma,
  7104. .gen_pdev_set_wmm = ath10k_wmi_op_gen_pdev_set_wmm,
  7105. .gen_force_fw_hang = ath10k_wmi_op_gen_force_fw_hang,
  7106. .gen_mgmt_tx = ath10k_wmi_op_gen_mgmt_tx,
  7107. .gen_dbglog_cfg = ath10k_wmi_10_4_op_gen_dbglog_cfg,
  7108. .gen_pktlog_enable = ath10k_wmi_op_gen_pktlog_enable,
  7109. .gen_pktlog_disable = ath10k_wmi_op_gen_pktlog_disable,
  7110. .gen_pdev_set_quiet_mode = ath10k_wmi_op_gen_pdev_set_quiet_mode,
  7111. .gen_addba_clear_resp = ath10k_wmi_op_gen_addba_clear_resp,
  7112. .gen_addba_send = ath10k_wmi_op_gen_addba_send,
  7113. .gen_addba_set_resp = ath10k_wmi_op_gen_addba_set_resp,
  7114. .gen_delba_send = ath10k_wmi_op_gen_delba_send,
  7115. .fw_stats_fill = ath10k_wmi_10_4_op_fw_stats_fill,
  7116. .ext_resource_config = ath10k_wmi_10_4_ext_resource_config,
  7117. /* shared with 10.2 */
  7118. .pull_echo_ev = ath10k_wmi_op_pull_echo_ev,
  7119. .gen_request_stats = ath10k_wmi_op_gen_request_stats,
  7120. .gen_pdev_get_temperature = ath10k_wmi_10_2_op_gen_pdev_get_temperature,
  7121. .get_vdev_subtype = ath10k_wmi_10_4_op_get_vdev_subtype,
  7122. .gen_pdev_bss_chan_info_req = ath10k_wmi_10_2_op_gen_pdev_bss_chan_info,
  7123. .gen_echo = ath10k_wmi_op_gen_echo,
  7124. .gen_pdev_get_tpc_config = ath10k_wmi_10_2_4_op_gen_pdev_get_tpc_config,
  7125. };
  7126. int ath10k_wmi_attach(struct ath10k *ar)
  7127. {
  7128. switch (ar->running_fw->fw_file.wmi_op_version) {
  7129. case ATH10K_FW_WMI_OP_VERSION_10_4:
  7130. ar->wmi.ops = &wmi_10_4_ops;
  7131. ar->wmi.cmd = &wmi_10_4_cmd_map;
  7132. ar->wmi.vdev_param = &wmi_10_4_vdev_param_map;
  7133. ar->wmi.pdev_param = &wmi_10_4_pdev_param_map;
  7134. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  7135. break;
  7136. case ATH10K_FW_WMI_OP_VERSION_10_2_4:
  7137. ar->wmi.cmd = &wmi_10_2_4_cmd_map;
  7138. ar->wmi.ops = &wmi_10_2_4_ops;
  7139. ar->wmi.vdev_param = &wmi_10_2_4_vdev_param_map;
  7140. ar->wmi.pdev_param = &wmi_10_2_4_pdev_param_map;
  7141. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  7142. break;
  7143. case ATH10K_FW_WMI_OP_VERSION_10_2:
  7144. ar->wmi.cmd = &wmi_10_2_cmd_map;
  7145. ar->wmi.ops = &wmi_10_2_ops;
  7146. ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
  7147. ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
  7148. ar->wmi.peer_flags = &wmi_10_2_peer_flags_map;
  7149. break;
  7150. case ATH10K_FW_WMI_OP_VERSION_10_1:
  7151. ar->wmi.cmd = &wmi_10x_cmd_map;
  7152. ar->wmi.ops = &wmi_10_1_ops;
  7153. ar->wmi.vdev_param = &wmi_10x_vdev_param_map;
  7154. ar->wmi.pdev_param = &wmi_10x_pdev_param_map;
  7155. ar->wmi.peer_flags = &wmi_10x_peer_flags_map;
  7156. break;
  7157. case ATH10K_FW_WMI_OP_VERSION_MAIN:
  7158. ar->wmi.cmd = &wmi_cmd_map;
  7159. ar->wmi.ops = &wmi_ops;
  7160. ar->wmi.vdev_param = &wmi_vdev_param_map;
  7161. ar->wmi.pdev_param = &wmi_pdev_param_map;
  7162. ar->wmi.peer_flags = &wmi_peer_flags_map;
  7163. break;
  7164. case ATH10K_FW_WMI_OP_VERSION_TLV:
  7165. ath10k_wmi_tlv_attach(ar);
  7166. break;
  7167. case ATH10K_FW_WMI_OP_VERSION_UNSET:
  7168. case ATH10K_FW_WMI_OP_VERSION_MAX:
  7169. ath10k_err(ar, "unsupported WMI op version: %d\n",
  7170. ar->running_fw->fw_file.wmi_op_version);
  7171. return -EINVAL;
  7172. }
  7173. init_completion(&ar->wmi.service_ready);
  7174. init_completion(&ar->wmi.unified_ready);
  7175. init_completion(&ar->wmi.barrier);
  7176. INIT_WORK(&ar->svc_rdy_work, ath10k_wmi_event_service_ready_work);
  7177. return 0;
  7178. }
  7179. void ath10k_wmi_free_host_mem(struct ath10k *ar)
  7180. {
  7181. int i;
  7182. /* free the host memory chunks requested by firmware */
  7183. for (i = 0; i < ar->wmi.num_mem_chunks; i++) {
  7184. dma_unmap_single(ar->dev,
  7185. ar->wmi.mem_chunks[i].paddr,
  7186. ar->wmi.mem_chunks[i].len,
  7187. DMA_BIDIRECTIONAL);
  7188. kfree(ar->wmi.mem_chunks[i].vaddr);
  7189. }
  7190. ar->wmi.num_mem_chunks = 0;
  7191. }
  7192. void ath10k_wmi_detach(struct ath10k *ar)
  7193. {
  7194. cancel_work_sync(&ar->svc_rdy_work);
  7195. if (ar->svc_rdy_skb)
  7196. dev_kfree_skb(ar->svc_rdy_skb);
  7197. }