ni65.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251
  1. /*
  2. * ni6510 (am7990 'lance' chip) driver for Linux-net-3
  3. * BETAcode v0.71 (96/09/29) for 2.0.0 (or later)
  4. * copyrights (c) 1994,1995,1996 by M.Hipp
  5. *
  6. * This driver can handle the old ni6510 board and the newer ni6510
  7. * EtherBlaster. (probably it also works with every full NE2100
  8. * compatible card)
  9. *
  10. * driver probes: io: 0x360,0x300,0x320,0x340 / dma: 3,5,6,7
  11. *
  12. * This is an extension to the Linux operating system, and is covered by the
  13. * same GNU General Public License that covers the Linux-kernel.
  14. *
  15. * comments/bugs/suggestions can be sent to:
  16. * Michael Hipp
  17. * email: hippm@informatik.uni-tuebingen.de
  18. *
  19. * sources:
  20. * some things are from the 'ni6510-packet-driver for dos by Russ Nelson'
  21. * and from the original drivers by D.Becker
  22. *
  23. * known problems:
  24. * - on some PCI boards (including my own) the card/board/ISA-bridge has
  25. * problems with bus master DMA. This results in lotsa overruns.
  26. * It may help to '#define RCV_PARANOIA_CHECK' or try to #undef
  27. * the XMT and RCV_VIA_SKB option .. this reduces driver performance.
  28. * Or just play with your BIOS options to optimize ISA-DMA access.
  29. * Maybe you also wanna play with the LOW_PERFORAMCE and MID_PERFORMANCE
  30. * defines -> please report me your experience then
  31. * - Harald reported for ASUS SP3G mainboards, that you should use
  32. * the 'optimal settings' from the user's manual on page 3-12!
  33. *
  34. * credits:
  35. * thanx to Jason Sullivan for sending me a ni6510 card!
  36. * lot of debug runs with ASUS SP3G Boards (Intel Saturn) by Harald Koenig
  37. *
  38. * simple performance test: (486DX-33/Ni6510-EB receives from 486DX4-100/Ni6510-EB)
  39. * average: FTP -> 8384421 bytes received in 8.5 seconds
  40. * (no RCV_VIA_SKB,no XMT_VIA_SKB,PARANOIA_CHECK,4 XMIT BUFS, 8 RCV_BUFFS)
  41. * peak: FTP -> 8384421 bytes received in 7.5 seconds
  42. * (RCV_VIA_SKB,XMT_VIA_SKB,no PARANOIA_CHECK,1(!) XMIT BUF, 16 RCV BUFFS)
  43. */
  44. /*
  45. * 99.Jun.8: added support for /proc/net/dev byte count for xosview (HK)
  46. * 96.Sept.29: virt_to_bus stuff added for new memory modell
  47. * 96.April.29: Added Harald Koenig's Patches (MH)
  48. * 96.April.13: enhanced error handling .. more tests (MH)
  49. * 96.April.5/6: a lot of performance tests. Got it stable now (hopefully) (MH)
  50. * 96.April.1: (no joke ;) .. added EtherBlaster and Module support (MH)
  51. * 96.Feb.19: fixed a few bugs .. cleanups .. tested for 1.3.66 (MH)
  52. * hopefully no more 16MB limit
  53. *
  54. * 95.Nov.18: multicast tweaked (AC).
  55. *
  56. * 94.Aug.22: changes in xmit_intr (ack more than one xmitted-packet), ni65_send_packet (p->lock) (MH)
  57. *
  58. * 94.July.16: fixed bugs in recv_skb and skb-alloc stuff (MH)
  59. */
  60. #include <linux/kernel.h>
  61. #include <linux/string.h>
  62. #include <linux/errno.h>
  63. #include <linux/ioport.h>
  64. #include <linux/slab.h>
  65. #include <linux/interrupt.h>
  66. #include <linux/delay.h>
  67. #include <linux/init.h>
  68. #include <linux/netdevice.h>
  69. #include <linux/etherdevice.h>
  70. #include <linux/skbuff.h>
  71. #include <linux/module.h>
  72. #include <linux/bitops.h>
  73. #include <asm/io.h>
  74. #include <asm/dma.h>
  75. #include "ni65.h"
  76. /*
  77. * the current setting allows an acceptable performance
  78. * for 'RCV_PARANOIA_CHECK' read the 'known problems' part in
  79. * the header of this file
  80. * 'invert' the defines for max. performance. This may cause DMA problems
  81. * on some boards (e.g on my ASUS SP3G)
  82. */
  83. #undef XMT_VIA_SKB
  84. #undef RCV_VIA_SKB
  85. #define RCV_PARANOIA_CHECK
  86. #define MID_PERFORMANCE
  87. #if defined( LOW_PERFORMANCE )
  88. static int isa0=7,isa1=7,csr80=0x0c10;
  89. #elif defined( MID_PERFORMANCE )
  90. static int isa0=5,isa1=5,csr80=0x2810;
  91. #else /* high performance */
  92. static int isa0=4,isa1=4,csr80=0x0017;
  93. #endif
  94. /*
  95. * a few card/vendor specific defines
  96. */
  97. #define NI65_ID0 0x00
  98. #define NI65_ID1 0x55
  99. #define NI65_EB_ID0 0x52
  100. #define NI65_EB_ID1 0x44
  101. #define NE2100_ID0 0x57
  102. #define NE2100_ID1 0x57
  103. #define PORT p->cmdr_addr
  104. /*
  105. * buffer configuration
  106. */
  107. #if 1
  108. #define RMDNUM 16
  109. #define RMDNUMMASK 0x80000000
  110. #else
  111. #define RMDNUM 8
  112. #define RMDNUMMASK 0x60000000 /* log2(RMDNUM)<<29 */
  113. #endif
  114. #if 0
  115. #define TMDNUM 1
  116. #define TMDNUMMASK 0x00000000
  117. #else
  118. #define TMDNUM 4
  119. #define TMDNUMMASK 0x40000000 /* log2(TMDNUM)<<29 */
  120. #endif
  121. /* slightly oversized */
  122. #define R_BUF_SIZE 1544
  123. #define T_BUF_SIZE 1544
  124. /*
  125. * lance register defines
  126. */
  127. #define L_DATAREG 0x00
  128. #define L_ADDRREG 0x02
  129. #define L_RESET 0x04
  130. #define L_CONFIG 0x05
  131. #define L_BUSIF 0x06
  132. /*
  133. * to access the lance/am7990-regs, you have to write
  134. * reg-number into L_ADDRREG, then you can access it using L_DATAREG
  135. */
  136. #define CSR0 0x00
  137. #define CSR1 0x01
  138. #define CSR2 0x02
  139. #define CSR3 0x03
  140. #define INIT_RING_BEFORE_START 0x1
  141. #define FULL_RESET_ON_ERROR 0x2
  142. #if 0
  143. #define writereg(val,reg) {outw(reg,PORT+L_ADDRREG);inw(PORT+L_ADDRREG); \
  144. outw(val,PORT+L_DATAREG);inw(PORT+L_DATAREG);}
  145. #define readreg(reg) (outw(reg,PORT+L_ADDRREG),inw(PORT+L_ADDRREG),\
  146. inw(PORT+L_DATAREG))
  147. #if 0
  148. #define writedatareg(val) {outw(val,PORT+L_DATAREG);inw(PORT+L_DATAREG);}
  149. #else
  150. #define writedatareg(val) { writereg(val,CSR0); }
  151. #endif
  152. #else
  153. #define writereg(val,reg) {outw(reg,PORT+L_ADDRREG);outw(val,PORT+L_DATAREG);}
  154. #define readreg(reg) (outw(reg,PORT+L_ADDRREG),inw(PORT+L_DATAREG))
  155. #define writedatareg(val) { writereg(val,CSR0); }
  156. #endif
  157. static unsigned char ni_vendor[] = { 0x02,0x07,0x01 };
  158. static struct card {
  159. unsigned char id0,id1;
  160. short id_offset;
  161. short total_size;
  162. short cmd_offset;
  163. short addr_offset;
  164. unsigned char *vendor_id;
  165. char *cardname;
  166. unsigned long config;
  167. } cards[] = {
  168. {
  169. .id0 = NI65_ID0,
  170. .id1 = NI65_ID1,
  171. .id_offset = 0x0e,
  172. .total_size = 0x10,
  173. .cmd_offset = 0x0,
  174. .addr_offset = 0x8,
  175. .vendor_id = ni_vendor,
  176. .cardname = "ni6510",
  177. .config = 0x1,
  178. },
  179. {
  180. .id0 = NI65_EB_ID0,
  181. .id1 = NI65_EB_ID1,
  182. .id_offset = 0x0e,
  183. .total_size = 0x18,
  184. .cmd_offset = 0x10,
  185. .addr_offset = 0x0,
  186. .vendor_id = ni_vendor,
  187. .cardname = "ni6510 EtherBlaster",
  188. .config = 0x2,
  189. },
  190. {
  191. .id0 = NE2100_ID0,
  192. .id1 = NE2100_ID1,
  193. .id_offset = 0x0e,
  194. .total_size = 0x18,
  195. .cmd_offset = 0x10,
  196. .addr_offset = 0x0,
  197. .vendor_id = NULL,
  198. .cardname = "generic NE2100",
  199. .config = 0x0,
  200. },
  201. };
  202. #define NUM_CARDS 3
  203. struct priv
  204. {
  205. struct rmd rmdhead[RMDNUM];
  206. struct tmd tmdhead[TMDNUM];
  207. struct init_block ib;
  208. int rmdnum;
  209. int tmdnum,tmdlast;
  210. #ifdef RCV_VIA_SKB
  211. struct sk_buff *recv_skb[RMDNUM];
  212. #else
  213. void *recvbounce[RMDNUM];
  214. #endif
  215. #ifdef XMT_VIA_SKB
  216. struct sk_buff *tmd_skb[TMDNUM];
  217. #endif
  218. void *tmdbounce[TMDNUM];
  219. int tmdbouncenum;
  220. int lock,xmit_queued;
  221. void *self;
  222. int cmdr_addr;
  223. int cardno;
  224. int features;
  225. spinlock_t ring_lock;
  226. };
  227. static int ni65_probe1(struct net_device *dev,int);
  228. static irqreturn_t ni65_interrupt(int irq, void * dev_id);
  229. static void ni65_recv_intr(struct net_device *dev,int);
  230. static void ni65_xmit_intr(struct net_device *dev,int);
  231. static int ni65_open(struct net_device *dev);
  232. static int ni65_lance_reinit(struct net_device *dev);
  233. static void ni65_init_lance(struct priv *p,unsigned char*,int,int);
  234. static netdev_tx_t ni65_send_packet(struct sk_buff *skb,
  235. struct net_device *dev);
  236. static void ni65_timeout(struct net_device *dev);
  237. static int ni65_close(struct net_device *dev);
  238. static int ni65_alloc_buffer(struct net_device *dev);
  239. static void ni65_free_buffer(struct priv *p);
  240. static void set_multicast_list(struct net_device *dev);
  241. static int irqtab[] __initdata = { 9,12,15,5 }; /* irq config-translate */
  242. static int dmatab[] __initdata = { 0,3,5,6,7 }; /* dma config-translate and autodetect */
  243. static int debuglevel = 1;
  244. /*
  245. * set 'performance' registers .. we must STOP lance for that
  246. */
  247. static void ni65_set_performance(struct priv *p)
  248. {
  249. writereg(CSR0_STOP | CSR0_CLRALL,CSR0); /* STOP */
  250. if( !(cards[p->cardno].config & 0x02) )
  251. return;
  252. outw(80,PORT+L_ADDRREG);
  253. if(inw(PORT+L_ADDRREG) != 80)
  254. return;
  255. writereg( (csr80 & 0x3fff) ,80); /* FIFO watermarks */
  256. outw(0,PORT+L_ADDRREG);
  257. outw((short)isa0,PORT+L_BUSIF); /* write ISA 0: DMA_R : isa0 * 50ns */
  258. outw(1,PORT+L_ADDRREG);
  259. outw((short)isa1,PORT+L_BUSIF); /* write ISA 1: DMA_W : isa1 * 50ns */
  260. outw(CSR0,PORT+L_ADDRREG); /* switch back to CSR0 */
  261. }
  262. /*
  263. * open interface (up)
  264. */
  265. static int ni65_open(struct net_device *dev)
  266. {
  267. struct priv *p = dev->ml_priv;
  268. int irqval = request_irq(dev->irq, ni65_interrupt,0,
  269. cards[p->cardno].cardname,dev);
  270. if (irqval) {
  271. printk(KERN_ERR "%s: unable to get IRQ %d (irqval=%d).\n",
  272. dev->name,dev->irq, irqval);
  273. return -EAGAIN;
  274. }
  275. if(ni65_lance_reinit(dev))
  276. {
  277. netif_start_queue(dev);
  278. return 0;
  279. }
  280. else
  281. {
  282. free_irq(dev->irq,dev);
  283. return -EAGAIN;
  284. }
  285. }
  286. /*
  287. * close interface (down)
  288. */
  289. static int ni65_close(struct net_device *dev)
  290. {
  291. struct priv *p = dev->ml_priv;
  292. netif_stop_queue(dev);
  293. outw(inw(PORT+L_RESET),PORT+L_RESET); /* that's the hard way */
  294. #ifdef XMT_VIA_SKB
  295. {
  296. int i;
  297. for(i=0;i<TMDNUM;i++)
  298. {
  299. if(p->tmd_skb[i]) {
  300. dev_kfree_skb(p->tmd_skb[i]);
  301. p->tmd_skb[i] = NULL;
  302. }
  303. }
  304. }
  305. #endif
  306. free_irq(dev->irq,dev);
  307. return 0;
  308. }
  309. static void cleanup_card(struct net_device *dev)
  310. {
  311. struct priv *p = dev->ml_priv;
  312. disable_dma(dev->dma);
  313. free_dma(dev->dma);
  314. release_region(dev->base_addr, cards[p->cardno].total_size);
  315. ni65_free_buffer(p);
  316. }
  317. /* set: io,irq,dma or set it when calling insmod */
  318. static int irq;
  319. static int io;
  320. static int dma;
  321. /*
  322. * Probe The Card (not the lance-chip)
  323. */
  324. struct net_device * __init ni65_probe(int unit)
  325. {
  326. struct net_device *dev = alloc_etherdev(0);
  327. static const int ports[] = { 0x360, 0x300, 0x320, 0x340, 0 };
  328. const int *port;
  329. int err = 0;
  330. if (!dev)
  331. return ERR_PTR(-ENOMEM);
  332. if (unit >= 0) {
  333. sprintf(dev->name, "eth%d", unit);
  334. netdev_boot_setup_check(dev);
  335. irq = dev->irq;
  336. dma = dev->dma;
  337. } else {
  338. dev->base_addr = io;
  339. }
  340. if (dev->base_addr > 0x1ff) { /* Check a single specified location. */
  341. err = ni65_probe1(dev, dev->base_addr);
  342. } else if (dev->base_addr > 0) { /* Don't probe at all. */
  343. err = -ENXIO;
  344. } else {
  345. for (port = ports; *port && ni65_probe1(dev, *port); port++)
  346. ;
  347. if (!*port)
  348. err = -ENODEV;
  349. }
  350. if (err)
  351. goto out;
  352. err = register_netdev(dev);
  353. if (err)
  354. goto out1;
  355. return dev;
  356. out1:
  357. cleanup_card(dev);
  358. out:
  359. free_netdev(dev);
  360. return ERR_PTR(err);
  361. }
  362. static const struct net_device_ops ni65_netdev_ops = {
  363. .ndo_open = ni65_open,
  364. .ndo_stop = ni65_close,
  365. .ndo_start_xmit = ni65_send_packet,
  366. .ndo_tx_timeout = ni65_timeout,
  367. .ndo_set_rx_mode = set_multicast_list,
  368. .ndo_set_mac_address = eth_mac_addr,
  369. .ndo_validate_addr = eth_validate_addr,
  370. };
  371. /*
  372. * this is the real card probe ..
  373. */
  374. static int __init ni65_probe1(struct net_device *dev,int ioaddr)
  375. {
  376. int i,j;
  377. struct priv *p;
  378. unsigned long flags;
  379. dev->irq = irq;
  380. dev->dma = dma;
  381. for(i=0;i<NUM_CARDS;i++) {
  382. if(!request_region(ioaddr, cards[i].total_size, cards[i].cardname))
  383. continue;
  384. if(cards[i].id_offset >= 0) {
  385. if(inb(ioaddr+cards[i].id_offset+0) != cards[i].id0 ||
  386. inb(ioaddr+cards[i].id_offset+1) != cards[i].id1) {
  387. release_region(ioaddr, cards[i].total_size);
  388. continue;
  389. }
  390. }
  391. if(cards[i].vendor_id) {
  392. for(j=0;j<3;j++)
  393. if(inb(ioaddr+cards[i].addr_offset+j) != cards[i].vendor_id[j]) {
  394. release_region(ioaddr, cards[i].total_size);
  395. continue;
  396. }
  397. }
  398. break;
  399. }
  400. if(i == NUM_CARDS)
  401. return -ENODEV;
  402. for(j=0;j<6;j++)
  403. dev->dev_addr[j] = inb(ioaddr+cards[i].addr_offset+j);
  404. if( (j=ni65_alloc_buffer(dev)) < 0) {
  405. release_region(ioaddr, cards[i].total_size);
  406. return j;
  407. }
  408. p = dev->ml_priv;
  409. p->cmdr_addr = ioaddr + cards[i].cmd_offset;
  410. p->cardno = i;
  411. spin_lock_init(&p->ring_lock);
  412. printk(KERN_INFO "%s: %s found at %#3x, ", dev->name, cards[p->cardno].cardname , ioaddr);
  413. outw(inw(PORT+L_RESET),PORT+L_RESET); /* first: reset the card */
  414. if( (j=readreg(CSR0)) != 0x4) {
  415. printk("failed.\n");
  416. printk(KERN_ERR "%s: Can't RESET card: %04x\n", dev->name, j);
  417. ni65_free_buffer(p);
  418. release_region(ioaddr, cards[p->cardno].total_size);
  419. return -EAGAIN;
  420. }
  421. outw(88,PORT+L_ADDRREG);
  422. if(inw(PORT+L_ADDRREG) == 88) {
  423. unsigned long v;
  424. v = inw(PORT+L_DATAREG);
  425. v <<= 16;
  426. outw(89,PORT+L_ADDRREG);
  427. v |= inw(PORT+L_DATAREG);
  428. printk("Version %#08lx, ",v);
  429. p->features = INIT_RING_BEFORE_START;
  430. }
  431. else {
  432. printk("ancient LANCE, ");
  433. p->features = 0x0;
  434. }
  435. if(test_bit(0,&cards[i].config)) {
  436. dev->irq = irqtab[(inw(ioaddr+L_CONFIG)>>2)&3];
  437. dev->dma = dmatab[inw(ioaddr+L_CONFIG)&3];
  438. printk("IRQ %d (from card), DMA %d (from card).\n",dev->irq,dev->dma);
  439. }
  440. else {
  441. if(dev->dma == 0) {
  442. /* 'stuck test' from lance.c */
  443. unsigned long dma_channels =
  444. ((inb(DMA1_STAT_REG) >> 4) & 0x0f)
  445. | (inb(DMA2_STAT_REG) & 0xf0);
  446. for(i=1;i<5;i++) {
  447. int dma = dmatab[i];
  448. if(test_bit(dma,&dma_channels) || request_dma(dma,"ni6510"))
  449. continue;
  450. flags=claim_dma_lock();
  451. disable_dma(dma);
  452. set_dma_mode(dma,DMA_MODE_CASCADE);
  453. enable_dma(dma);
  454. release_dma_lock(flags);
  455. ni65_init_lance(p,dev->dev_addr,0,0); /* trigger memory access */
  456. flags=claim_dma_lock();
  457. disable_dma(dma);
  458. free_dma(dma);
  459. release_dma_lock(flags);
  460. if(readreg(CSR0) & CSR0_IDON)
  461. break;
  462. }
  463. if(i == 5) {
  464. printk("failed.\n");
  465. printk(KERN_ERR "%s: Can't detect DMA channel!\n", dev->name);
  466. ni65_free_buffer(p);
  467. release_region(ioaddr, cards[p->cardno].total_size);
  468. return -EAGAIN;
  469. }
  470. dev->dma = dmatab[i];
  471. printk("DMA %d (autodetected), ",dev->dma);
  472. }
  473. else
  474. printk("DMA %d (assigned), ",dev->dma);
  475. if(dev->irq < 2)
  476. {
  477. unsigned long irq_mask;
  478. ni65_init_lance(p,dev->dev_addr,0,0);
  479. irq_mask = probe_irq_on();
  480. writereg(CSR0_INIT|CSR0_INEA,CSR0); /* trigger interrupt */
  481. msleep(20);
  482. dev->irq = probe_irq_off(irq_mask);
  483. if(!dev->irq)
  484. {
  485. printk("Failed to detect IRQ line!\n");
  486. ni65_free_buffer(p);
  487. release_region(ioaddr, cards[p->cardno].total_size);
  488. return -EAGAIN;
  489. }
  490. printk("IRQ %d (autodetected).\n",dev->irq);
  491. }
  492. else
  493. printk("IRQ %d (assigned).\n",dev->irq);
  494. }
  495. if(request_dma(dev->dma, cards[p->cardno].cardname ) != 0)
  496. {
  497. printk(KERN_ERR "%s: Can't request dma-channel %d\n",dev->name,(int) dev->dma);
  498. ni65_free_buffer(p);
  499. release_region(ioaddr, cards[p->cardno].total_size);
  500. return -EAGAIN;
  501. }
  502. dev->base_addr = ioaddr;
  503. dev->netdev_ops = &ni65_netdev_ops;
  504. dev->watchdog_timeo = HZ/2;
  505. return 0; /* everything is OK */
  506. }
  507. /*
  508. * set lance register and trigger init
  509. */
  510. static void ni65_init_lance(struct priv *p,unsigned char *daddr,int filter,int mode)
  511. {
  512. int i;
  513. u32 pib;
  514. writereg(CSR0_CLRALL|CSR0_STOP,CSR0);
  515. for(i=0;i<6;i++)
  516. p->ib.eaddr[i] = daddr[i];
  517. for(i=0;i<8;i++)
  518. p->ib.filter[i] = filter;
  519. p->ib.mode = mode;
  520. p->ib.trp = (u32) isa_virt_to_bus(p->tmdhead) | TMDNUMMASK;
  521. p->ib.rrp = (u32) isa_virt_to_bus(p->rmdhead) | RMDNUMMASK;
  522. writereg(0,CSR3); /* busmaster/no word-swap */
  523. pib = (u32) isa_virt_to_bus(&p->ib);
  524. writereg(pib & 0xffff,CSR1);
  525. writereg(pib >> 16,CSR2);
  526. writereg(CSR0_INIT,CSR0); /* this changes L_ADDRREG to CSR0 */
  527. for(i=0;i<32;i++)
  528. {
  529. mdelay(4);
  530. if(inw(PORT+L_DATAREG) & (CSR0_IDON | CSR0_MERR) )
  531. break; /* init ok ? */
  532. }
  533. }
  534. /*
  535. * allocate memory area and check the 16MB border
  536. */
  537. static void *ni65_alloc_mem(struct net_device *dev,char *what,int size,int type)
  538. {
  539. struct sk_buff *skb=NULL;
  540. unsigned char *ptr;
  541. void *ret;
  542. if(type) {
  543. ret = skb = alloc_skb(2+16+size,GFP_KERNEL|GFP_DMA);
  544. if(!skb) {
  545. printk(KERN_WARNING "%s: unable to allocate %s memory.\n",dev->name,what);
  546. return NULL;
  547. }
  548. skb_reserve(skb,2+16);
  549. skb_put(skb,R_BUF_SIZE); /* grab the whole space .. (not necessary) */
  550. ptr = skb->data;
  551. }
  552. else {
  553. ret = ptr = kmalloc(T_BUF_SIZE,GFP_KERNEL | GFP_DMA);
  554. if(!ret)
  555. return NULL;
  556. }
  557. if( (u32) virt_to_phys(ptr+size) > 0x1000000) {
  558. printk(KERN_WARNING "%s: unable to allocate %s memory in lower 16MB!\n",dev->name,what);
  559. if(type)
  560. kfree_skb(skb);
  561. else
  562. kfree(ptr);
  563. return NULL;
  564. }
  565. return ret;
  566. }
  567. /*
  568. * allocate all memory structures .. send/recv buffers etc ...
  569. */
  570. static int ni65_alloc_buffer(struct net_device *dev)
  571. {
  572. unsigned char *ptr;
  573. struct priv *p;
  574. int i;
  575. /*
  576. * we need 8-aligned memory ..
  577. */
  578. ptr = ni65_alloc_mem(dev,"BUFFER",sizeof(struct priv)+8,0);
  579. if(!ptr)
  580. return -ENOMEM;
  581. p = dev->ml_priv = (struct priv *) (((unsigned long) ptr + 7) & ~0x7);
  582. memset((char *)p, 0, sizeof(struct priv));
  583. p->self = ptr;
  584. for(i=0;i<TMDNUM;i++)
  585. {
  586. #ifdef XMT_VIA_SKB
  587. p->tmd_skb[i] = NULL;
  588. #endif
  589. p->tmdbounce[i] = ni65_alloc_mem(dev,"XMIT",T_BUF_SIZE,0);
  590. if(!p->tmdbounce[i]) {
  591. ni65_free_buffer(p);
  592. return -ENOMEM;
  593. }
  594. }
  595. for(i=0;i<RMDNUM;i++)
  596. {
  597. #ifdef RCV_VIA_SKB
  598. p->recv_skb[i] = ni65_alloc_mem(dev,"RECV",R_BUF_SIZE,1);
  599. if(!p->recv_skb[i]) {
  600. ni65_free_buffer(p);
  601. return -ENOMEM;
  602. }
  603. #else
  604. p->recvbounce[i] = ni65_alloc_mem(dev,"RECV",R_BUF_SIZE,0);
  605. if(!p->recvbounce[i]) {
  606. ni65_free_buffer(p);
  607. return -ENOMEM;
  608. }
  609. #endif
  610. }
  611. return 0; /* everything is OK */
  612. }
  613. /*
  614. * free buffers and private struct
  615. */
  616. static void ni65_free_buffer(struct priv *p)
  617. {
  618. int i;
  619. if(!p)
  620. return;
  621. for(i=0;i<TMDNUM;i++) {
  622. kfree(p->tmdbounce[i]);
  623. #ifdef XMT_VIA_SKB
  624. if(p->tmd_skb[i])
  625. dev_kfree_skb(p->tmd_skb[i]);
  626. #endif
  627. }
  628. for(i=0;i<RMDNUM;i++)
  629. {
  630. #ifdef RCV_VIA_SKB
  631. if(p->recv_skb[i])
  632. dev_kfree_skb(p->recv_skb[i]);
  633. #else
  634. kfree(p->recvbounce[i]);
  635. #endif
  636. }
  637. kfree(p->self);
  638. }
  639. /*
  640. * stop and (re)start lance .. e.g after an error
  641. */
  642. static void ni65_stop_start(struct net_device *dev,struct priv *p)
  643. {
  644. int csr0 = CSR0_INEA;
  645. writedatareg(CSR0_STOP);
  646. if(debuglevel > 1)
  647. printk(KERN_DEBUG "ni65_stop_start\n");
  648. if(p->features & INIT_RING_BEFORE_START) {
  649. int i;
  650. #ifdef XMT_VIA_SKB
  651. struct sk_buff *skb_save[TMDNUM];
  652. #endif
  653. unsigned long buffer[TMDNUM];
  654. short blen[TMDNUM];
  655. if(p->xmit_queued) {
  656. while(1) {
  657. if((p->tmdhead[p->tmdlast].u.s.status & XMIT_OWN))
  658. break;
  659. p->tmdlast = (p->tmdlast + 1) & (TMDNUM-1);
  660. if(p->tmdlast == p->tmdnum)
  661. break;
  662. }
  663. }
  664. for(i=0;i<TMDNUM;i++) {
  665. struct tmd *tmdp = p->tmdhead + i;
  666. #ifdef XMT_VIA_SKB
  667. skb_save[i] = p->tmd_skb[i];
  668. #endif
  669. buffer[i] = (u32) isa_bus_to_virt(tmdp->u.buffer);
  670. blen[i] = tmdp->blen;
  671. tmdp->u.s.status = 0x0;
  672. }
  673. for(i=0;i<RMDNUM;i++) {
  674. struct rmd *rmdp = p->rmdhead + i;
  675. rmdp->u.s.status = RCV_OWN;
  676. }
  677. p->tmdnum = p->xmit_queued = 0;
  678. writedatareg(CSR0_STRT | csr0);
  679. for(i=0;i<TMDNUM;i++) {
  680. int num = (i + p->tmdlast) & (TMDNUM-1);
  681. p->tmdhead[i].u.buffer = (u32) isa_virt_to_bus((char *)buffer[num]); /* status is part of buffer field */
  682. p->tmdhead[i].blen = blen[num];
  683. if(p->tmdhead[i].u.s.status & XMIT_OWN) {
  684. p->tmdnum = (p->tmdnum + 1) & (TMDNUM-1);
  685. p->xmit_queued = 1;
  686. writedatareg(CSR0_TDMD | CSR0_INEA | csr0);
  687. }
  688. #ifdef XMT_VIA_SKB
  689. p->tmd_skb[i] = skb_save[num];
  690. #endif
  691. }
  692. p->rmdnum = p->tmdlast = 0;
  693. if(!p->lock)
  694. if (p->tmdnum || !p->xmit_queued)
  695. netif_wake_queue(dev);
  696. netif_trans_update(dev); /* prevent tx timeout */
  697. }
  698. else
  699. writedatareg(CSR0_STRT | csr0);
  700. }
  701. /*
  702. * init lance (write init-values .. init-buffers) (open-helper)
  703. */
  704. static int ni65_lance_reinit(struct net_device *dev)
  705. {
  706. int i;
  707. struct priv *p = dev->ml_priv;
  708. unsigned long flags;
  709. p->lock = 0;
  710. p->xmit_queued = 0;
  711. flags=claim_dma_lock();
  712. disable_dma(dev->dma); /* I've never worked with dma, but we do it like the packetdriver */
  713. set_dma_mode(dev->dma,DMA_MODE_CASCADE);
  714. enable_dma(dev->dma);
  715. release_dma_lock(flags);
  716. outw(inw(PORT+L_RESET),PORT+L_RESET); /* first: reset the card */
  717. if( (i=readreg(CSR0) ) != 0x4)
  718. {
  719. printk(KERN_ERR "%s: can't RESET %s card: %04x\n",dev->name,
  720. cards[p->cardno].cardname,(int) i);
  721. flags=claim_dma_lock();
  722. disable_dma(dev->dma);
  723. release_dma_lock(flags);
  724. return 0;
  725. }
  726. p->rmdnum = p->tmdnum = p->tmdlast = p->tmdbouncenum = 0;
  727. for(i=0;i<TMDNUM;i++)
  728. {
  729. struct tmd *tmdp = p->tmdhead + i;
  730. #ifdef XMT_VIA_SKB
  731. if(p->tmd_skb[i]) {
  732. dev_kfree_skb(p->tmd_skb[i]);
  733. p->tmd_skb[i] = NULL;
  734. }
  735. #endif
  736. tmdp->u.buffer = 0x0;
  737. tmdp->u.s.status = XMIT_START | XMIT_END;
  738. tmdp->blen = tmdp->status2 = 0;
  739. }
  740. for(i=0;i<RMDNUM;i++)
  741. {
  742. struct rmd *rmdp = p->rmdhead + i;
  743. #ifdef RCV_VIA_SKB
  744. rmdp->u.buffer = (u32) isa_virt_to_bus(p->recv_skb[i]->data);
  745. #else
  746. rmdp->u.buffer = (u32) isa_virt_to_bus(p->recvbounce[i]);
  747. #endif
  748. rmdp->blen = -(R_BUF_SIZE-8);
  749. rmdp->mlen = 0;
  750. rmdp->u.s.status = RCV_OWN;
  751. }
  752. if(dev->flags & IFF_PROMISC)
  753. ni65_init_lance(p,dev->dev_addr,0x00,M_PROM);
  754. else if (netdev_mc_count(dev) || dev->flags & IFF_ALLMULTI)
  755. ni65_init_lance(p,dev->dev_addr,0xff,0x0);
  756. else
  757. ni65_init_lance(p,dev->dev_addr,0x00,0x00);
  758. /*
  759. * ni65_set_lance_mem() sets L_ADDRREG to CSR0
  760. * NOW, WE WILL NEVER CHANGE THE L_ADDRREG, CSR0 IS ALWAYS SELECTED
  761. */
  762. if(inw(PORT+L_DATAREG) & CSR0_IDON) {
  763. ni65_set_performance(p);
  764. /* init OK: start lance , enable interrupts */
  765. writedatareg(CSR0_CLRALL | CSR0_INEA | CSR0_STRT);
  766. return 1; /* ->OK */
  767. }
  768. printk(KERN_ERR "%s: can't init lance, status: %04x\n",dev->name,(int) inw(PORT+L_DATAREG));
  769. flags=claim_dma_lock();
  770. disable_dma(dev->dma);
  771. release_dma_lock(flags);
  772. return 0; /* ->Error */
  773. }
  774. /*
  775. * interrupt handler
  776. */
  777. static irqreturn_t ni65_interrupt(int irq, void * dev_id)
  778. {
  779. int csr0 = 0;
  780. struct net_device *dev = dev_id;
  781. struct priv *p;
  782. int bcnt = 32;
  783. p = dev->ml_priv;
  784. spin_lock(&p->ring_lock);
  785. while(--bcnt) {
  786. csr0 = inw(PORT+L_DATAREG);
  787. #if 0
  788. writedatareg( (csr0 & CSR0_CLRALL) ); /* ack interrupts, disable int. */
  789. #else
  790. writedatareg( (csr0 & CSR0_CLRALL) | CSR0_INEA ); /* ack interrupts, interrupts enabled */
  791. #endif
  792. if(!(csr0 & (CSR0_ERR | CSR0_RINT | CSR0_TINT)))
  793. break;
  794. if(csr0 & CSR0_RINT) /* RECV-int? */
  795. ni65_recv_intr(dev,csr0);
  796. if(csr0 & CSR0_TINT) /* XMIT-int? */
  797. ni65_xmit_intr(dev,csr0);
  798. if(csr0 & CSR0_ERR)
  799. {
  800. if(debuglevel > 1)
  801. printk(KERN_ERR "%s: general error: %04x.\n",dev->name,csr0);
  802. if(csr0 & CSR0_BABL)
  803. dev->stats.tx_errors++;
  804. if(csr0 & CSR0_MISS) {
  805. int i;
  806. for(i=0;i<RMDNUM;i++)
  807. printk("%02x ",p->rmdhead[i].u.s.status);
  808. printk("\n");
  809. dev->stats.rx_errors++;
  810. }
  811. if(csr0 & CSR0_MERR) {
  812. if(debuglevel > 1)
  813. printk(KERN_ERR "%s: Ooops .. memory error: %04x.\n",dev->name,csr0);
  814. ni65_stop_start(dev,p);
  815. }
  816. }
  817. }
  818. #ifdef RCV_PARANOIA_CHECK
  819. {
  820. int j;
  821. for(j=0;j<RMDNUM;j++)
  822. {
  823. int i, num2;
  824. for(i=RMDNUM-1;i>0;i--) {
  825. num2 = (p->rmdnum + i) & (RMDNUM-1);
  826. if(!(p->rmdhead[num2].u.s.status & RCV_OWN))
  827. break;
  828. }
  829. if(i) {
  830. int k, num1;
  831. for(k=0;k<RMDNUM;k++) {
  832. num1 = (p->rmdnum + k) & (RMDNUM-1);
  833. if(!(p->rmdhead[num1].u.s.status & RCV_OWN))
  834. break;
  835. }
  836. if(!k)
  837. break;
  838. if(debuglevel > 0)
  839. {
  840. char buf[256],*buf1;
  841. buf1 = buf;
  842. for(k=0;k<RMDNUM;k++) {
  843. sprintf(buf1,"%02x ",(p->rmdhead[k].u.s.status)); /* & RCV_OWN) ); */
  844. buf1 += 3;
  845. }
  846. *buf1 = 0;
  847. printk(KERN_ERR "%s: Ooops, receive ring corrupted %2d %2d | %s\n",dev->name,p->rmdnum,i,buf);
  848. }
  849. p->rmdnum = num1;
  850. ni65_recv_intr(dev,csr0);
  851. if((p->rmdhead[num2].u.s.status & RCV_OWN))
  852. break; /* ok, we are 'in sync' again */
  853. }
  854. else
  855. break;
  856. }
  857. }
  858. #endif
  859. if( (csr0 & (CSR0_RXON | CSR0_TXON)) != (CSR0_RXON | CSR0_TXON) ) {
  860. printk(KERN_DEBUG "%s: RX or TX was offline -> restart\n",dev->name);
  861. ni65_stop_start(dev,p);
  862. }
  863. else
  864. writedatareg(CSR0_INEA);
  865. spin_unlock(&p->ring_lock);
  866. return IRQ_HANDLED;
  867. }
  868. /*
  869. * We have received an Xmit-Interrupt ..
  870. * send a new packet if necessary
  871. */
  872. static void ni65_xmit_intr(struct net_device *dev,int csr0)
  873. {
  874. struct priv *p = dev->ml_priv;
  875. while(p->xmit_queued)
  876. {
  877. struct tmd *tmdp = p->tmdhead + p->tmdlast;
  878. int tmdstat = tmdp->u.s.status;
  879. if(tmdstat & XMIT_OWN)
  880. break;
  881. if(tmdstat & XMIT_ERR)
  882. {
  883. #if 0
  884. if(tmdp->status2 & XMIT_TDRMASK && debuglevel > 3)
  885. printk(KERN_ERR "%s: tdr-problems (e.g. no resistor)\n",dev->name);
  886. #endif
  887. /* checking some errors */
  888. if(tmdp->status2 & XMIT_RTRY)
  889. dev->stats.tx_aborted_errors++;
  890. if(tmdp->status2 & XMIT_LCAR)
  891. dev->stats.tx_carrier_errors++;
  892. if(tmdp->status2 & (XMIT_BUFF | XMIT_UFLO )) {
  893. /* this stops the xmitter */
  894. dev->stats.tx_fifo_errors++;
  895. if(debuglevel > 0)
  896. printk(KERN_ERR "%s: Xmit FIFO/BUFF error\n",dev->name);
  897. if(p->features & INIT_RING_BEFORE_START) {
  898. tmdp->u.s.status = XMIT_OWN | XMIT_START | XMIT_END; /* test: resend this frame */
  899. ni65_stop_start(dev,p);
  900. break; /* no more Xmit processing .. */
  901. }
  902. else
  903. ni65_stop_start(dev,p);
  904. }
  905. if(debuglevel > 2)
  906. printk(KERN_ERR "%s: xmit-error: %04x %02x-%04x\n",dev->name,csr0,(int) tmdstat,(int) tmdp->status2);
  907. if(!(csr0 & CSR0_BABL)) /* don't count errors twice */
  908. dev->stats.tx_errors++;
  909. tmdp->status2 = 0;
  910. }
  911. else {
  912. dev->stats.tx_bytes -= (short)(tmdp->blen);
  913. dev->stats.tx_packets++;
  914. }
  915. #ifdef XMT_VIA_SKB
  916. if(p->tmd_skb[p->tmdlast]) {
  917. dev_kfree_skb_irq(p->tmd_skb[p->tmdlast]);
  918. p->tmd_skb[p->tmdlast] = NULL;
  919. }
  920. #endif
  921. p->tmdlast = (p->tmdlast + 1) & (TMDNUM-1);
  922. if(p->tmdlast == p->tmdnum)
  923. p->xmit_queued = 0;
  924. }
  925. netif_wake_queue(dev);
  926. }
  927. /*
  928. * We have received a packet
  929. */
  930. static void ni65_recv_intr(struct net_device *dev,int csr0)
  931. {
  932. struct rmd *rmdp;
  933. int rmdstat,len;
  934. int cnt=0;
  935. struct priv *p = dev->ml_priv;
  936. rmdp = p->rmdhead + p->rmdnum;
  937. while(!( (rmdstat = rmdp->u.s.status) & RCV_OWN))
  938. {
  939. cnt++;
  940. if( (rmdstat & (RCV_START | RCV_END | RCV_ERR)) != (RCV_START | RCV_END) ) /* error or oversized? */
  941. {
  942. if(!(rmdstat & RCV_ERR)) {
  943. if(rmdstat & RCV_START)
  944. {
  945. dev->stats.rx_length_errors++;
  946. printk(KERN_ERR "%s: recv, packet too long: %d\n",dev->name,rmdp->mlen & 0x0fff);
  947. }
  948. }
  949. else {
  950. if(debuglevel > 2)
  951. printk(KERN_ERR "%s: receive-error: %04x, lance-status: %04x/%04x\n",
  952. dev->name,(int) rmdstat,csr0,(int) inw(PORT+L_DATAREG) );
  953. if(rmdstat & RCV_FRAM)
  954. dev->stats.rx_frame_errors++;
  955. if(rmdstat & RCV_OFLO)
  956. dev->stats.rx_over_errors++;
  957. if(rmdstat & RCV_CRC)
  958. dev->stats.rx_crc_errors++;
  959. if(rmdstat & RCV_BUF_ERR)
  960. dev->stats.rx_fifo_errors++;
  961. }
  962. if(!(csr0 & CSR0_MISS)) /* don't count errors twice */
  963. dev->stats.rx_errors++;
  964. }
  965. else if( (len = (rmdp->mlen & 0x0fff) - 4) >= 60)
  966. {
  967. #ifdef RCV_VIA_SKB
  968. struct sk_buff *skb = alloc_skb(R_BUF_SIZE+2+16,GFP_ATOMIC);
  969. if (skb)
  970. skb_reserve(skb,16);
  971. #else
  972. struct sk_buff *skb = netdev_alloc_skb(dev, len + 2);
  973. #endif
  974. if(skb)
  975. {
  976. skb_reserve(skb,2);
  977. #ifdef RCV_VIA_SKB
  978. if( (unsigned long) (skb->data + R_BUF_SIZE) > 0x1000000) {
  979. skb_put(skb,len);
  980. skb_copy_to_linear_data(skb, (unsigned char *)(p->recv_skb[p->rmdnum]->data),len);
  981. }
  982. else {
  983. struct sk_buff *skb1 = p->recv_skb[p->rmdnum];
  984. skb_put(skb,R_BUF_SIZE);
  985. p->recv_skb[p->rmdnum] = skb;
  986. rmdp->u.buffer = (u32) isa_virt_to_bus(skb->data);
  987. skb = skb1;
  988. skb_trim(skb,len);
  989. }
  990. #else
  991. skb_put(skb,len);
  992. skb_copy_to_linear_data(skb, (unsigned char *) p->recvbounce[p->rmdnum],len);
  993. #endif
  994. dev->stats.rx_packets++;
  995. dev->stats.rx_bytes += len;
  996. skb->protocol=eth_type_trans(skb,dev);
  997. netif_rx(skb);
  998. }
  999. else
  1000. {
  1001. printk(KERN_ERR "%s: can't alloc new sk_buff\n",dev->name);
  1002. dev->stats.rx_dropped++;
  1003. }
  1004. }
  1005. else {
  1006. printk(KERN_INFO "%s: received runt packet\n",dev->name);
  1007. dev->stats.rx_errors++;
  1008. }
  1009. rmdp->blen = -(R_BUF_SIZE-8);
  1010. rmdp->mlen = 0;
  1011. rmdp->u.s.status = RCV_OWN; /* change owner */
  1012. p->rmdnum = (p->rmdnum + 1) & (RMDNUM-1);
  1013. rmdp = p->rmdhead + p->rmdnum;
  1014. }
  1015. }
  1016. /*
  1017. * kick xmitter ..
  1018. */
  1019. static void ni65_timeout(struct net_device *dev)
  1020. {
  1021. int i;
  1022. struct priv *p = dev->ml_priv;
  1023. printk(KERN_ERR "%s: xmitter timed out, try to restart!\n",dev->name);
  1024. for(i=0;i<TMDNUM;i++)
  1025. printk("%02x ",p->tmdhead[i].u.s.status);
  1026. printk("\n");
  1027. ni65_lance_reinit(dev);
  1028. netif_trans_update(dev); /* prevent tx timeout */
  1029. netif_wake_queue(dev);
  1030. }
  1031. /*
  1032. * Send a packet
  1033. */
  1034. static netdev_tx_t ni65_send_packet(struct sk_buff *skb,
  1035. struct net_device *dev)
  1036. {
  1037. struct priv *p = dev->ml_priv;
  1038. netif_stop_queue(dev);
  1039. if (test_and_set_bit(0, (void*)&p->lock)) {
  1040. printk(KERN_ERR "%s: Queue was locked.\n", dev->name);
  1041. return NETDEV_TX_BUSY;
  1042. }
  1043. {
  1044. short len = ETH_ZLEN < skb->len ? skb->len : ETH_ZLEN;
  1045. struct tmd *tmdp;
  1046. unsigned long flags;
  1047. #ifdef XMT_VIA_SKB
  1048. if( (unsigned long) (skb->data + skb->len) > 0x1000000) {
  1049. #endif
  1050. skb_copy_from_linear_data(skb, p->tmdbounce[p->tmdbouncenum],
  1051. skb->len > T_BUF_SIZE ? T_BUF_SIZE :
  1052. skb->len);
  1053. if (len > skb->len)
  1054. memset((char *)p->tmdbounce[p->tmdbouncenum]+skb->len, 0, len-skb->len);
  1055. dev_kfree_skb (skb);
  1056. spin_lock_irqsave(&p->ring_lock, flags);
  1057. tmdp = p->tmdhead + p->tmdnum;
  1058. tmdp->u.buffer = (u32) isa_virt_to_bus(p->tmdbounce[p->tmdbouncenum]);
  1059. p->tmdbouncenum = (p->tmdbouncenum + 1) & (TMDNUM - 1);
  1060. #ifdef XMT_VIA_SKB
  1061. }
  1062. else {
  1063. spin_lock_irqsave(&p->ring_lock, flags);
  1064. tmdp = p->tmdhead + p->tmdnum;
  1065. tmdp->u.buffer = (u32) isa_virt_to_bus(skb->data);
  1066. p->tmd_skb[p->tmdnum] = skb;
  1067. }
  1068. #endif
  1069. tmdp->blen = -len;
  1070. tmdp->u.s.status = XMIT_OWN | XMIT_START | XMIT_END;
  1071. writedatareg(CSR0_TDMD | CSR0_INEA); /* enable xmit & interrupt */
  1072. p->xmit_queued = 1;
  1073. p->tmdnum = (p->tmdnum + 1) & (TMDNUM-1);
  1074. if(p->tmdnum != p->tmdlast)
  1075. netif_wake_queue(dev);
  1076. p->lock = 0;
  1077. spin_unlock_irqrestore(&p->ring_lock, flags);
  1078. }
  1079. return NETDEV_TX_OK;
  1080. }
  1081. static void set_multicast_list(struct net_device *dev)
  1082. {
  1083. if(!ni65_lance_reinit(dev))
  1084. printk(KERN_ERR "%s: Can't switch card into MC mode!\n",dev->name);
  1085. netif_wake_queue(dev);
  1086. }
  1087. #ifdef MODULE
  1088. static struct net_device *dev_ni65;
  1089. module_param(irq, int, 0);
  1090. module_param(io, int, 0);
  1091. module_param(dma, int, 0);
  1092. MODULE_PARM_DESC(irq, "ni6510 IRQ number (ignored for some cards)");
  1093. MODULE_PARM_DESC(io, "ni6510 I/O base address");
  1094. MODULE_PARM_DESC(dma, "ni6510 ISA DMA channel (ignored for some cards)");
  1095. int __init init_module(void)
  1096. {
  1097. dev_ni65 = ni65_probe(-1);
  1098. return PTR_ERR_OR_ZERO(dev_ni65);
  1099. }
  1100. void __exit cleanup_module(void)
  1101. {
  1102. unregister_netdev(dev_ni65);
  1103. cleanup_card(dev_ni65);
  1104. free_netdev(dev_ni65);
  1105. }
  1106. #endif /* MODULE */
  1107. MODULE_LICENSE("GPL");