mtk_vcodec_enc_drv.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433
  1. /*
  2. * Copyright (c) 2016 MediaTek Inc.
  3. * Author: PC Chen <pc.chen@mediatek.com>
  4. * Tiffany Lin <tiffany.lin@mediatek.com>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. */
  15. #include <linux/slab.h>
  16. #include <linux/interrupt.h>
  17. #include <linux/irq.h>
  18. #include <linux/module.h>
  19. #include <linux/of_device.h>
  20. #include <linux/of.h>
  21. #include <media/v4l2-event.h>
  22. #include <media/v4l2-mem2mem.h>
  23. #include <media/videobuf2-dma-contig.h>
  24. #include <linux/pm_runtime.h>
  25. #include "mtk_vcodec_drv.h"
  26. #include "mtk_vcodec_enc.h"
  27. #include "mtk_vcodec_enc_pm.h"
  28. #include "mtk_vcodec_intr.h"
  29. #include "mtk_vcodec_util.h"
  30. #include "mtk_vpu.h"
  31. module_param(mtk_v4l2_dbg_level, int, S_IRUGO | S_IWUSR);
  32. module_param(mtk_vcodec_dbg, bool, S_IRUGO | S_IWUSR);
  33. /* Wake up context wait_queue */
  34. static void wake_up_ctx(struct mtk_vcodec_ctx *ctx, unsigned int reason)
  35. {
  36. ctx->int_cond = 1;
  37. ctx->int_type = reason;
  38. wake_up_interruptible(&ctx->queue);
  39. }
  40. static void clean_irq_status(unsigned int irq_status, void __iomem *addr)
  41. {
  42. if (irq_status & MTK_VENC_IRQ_STATUS_PAUSE)
  43. writel(MTK_VENC_IRQ_STATUS_PAUSE, addr);
  44. if (irq_status & MTK_VENC_IRQ_STATUS_SWITCH)
  45. writel(MTK_VENC_IRQ_STATUS_SWITCH, addr);
  46. if (irq_status & MTK_VENC_IRQ_STATUS_DRAM)
  47. writel(MTK_VENC_IRQ_STATUS_DRAM, addr);
  48. if (irq_status & MTK_VENC_IRQ_STATUS_SPS)
  49. writel(MTK_VENC_IRQ_STATUS_SPS, addr);
  50. if (irq_status & MTK_VENC_IRQ_STATUS_PPS)
  51. writel(MTK_VENC_IRQ_STATUS_PPS, addr);
  52. if (irq_status & MTK_VENC_IRQ_STATUS_FRM)
  53. writel(MTK_VENC_IRQ_STATUS_FRM, addr);
  54. }
  55. static irqreturn_t mtk_vcodec_enc_irq_handler(int irq, void *priv)
  56. {
  57. struct mtk_vcodec_dev *dev = priv;
  58. struct mtk_vcodec_ctx *ctx;
  59. unsigned long flags;
  60. void __iomem *addr;
  61. spin_lock_irqsave(&dev->irqlock, flags);
  62. ctx = dev->curr_ctx;
  63. spin_unlock_irqrestore(&dev->irqlock, flags);
  64. mtk_v4l2_debug(1, "id=%d", ctx->id);
  65. addr = dev->reg_base[VENC_SYS] + MTK_VENC_IRQ_ACK_OFFSET;
  66. ctx->irq_status = readl(dev->reg_base[VENC_SYS] +
  67. (MTK_VENC_IRQ_STATUS_OFFSET));
  68. clean_irq_status(ctx->irq_status, addr);
  69. wake_up_ctx(ctx, MTK_INST_IRQ_RECEIVED);
  70. return IRQ_HANDLED;
  71. }
  72. static irqreturn_t mtk_vcodec_enc_lt_irq_handler(int irq, void *priv)
  73. {
  74. struct mtk_vcodec_dev *dev = priv;
  75. struct mtk_vcodec_ctx *ctx;
  76. unsigned long flags;
  77. void __iomem *addr;
  78. spin_lock_irqsave(&dev->irqlock, flags);
  79. ctx = dev->curr_ctx;
  80. spin_unlock_irqrestore(&dev->irqlock, flags);
  81. mtk_v4l2_debug(1, "id=%d", ctx->id);
  82. ctx->irq_status = readl(dev->reg_base[VENC_LT_SYS] +
  83. (MTK_VENC_IRQ_STATUS_OFFSET));
  84. addr = dev->reg_base[VENC_LT_SYS] + MTK_VENC_IRQ_ACK_OFFSET;
  85. clean_irq_status(ctx->irq_status, addr);
  86. wake_up_ctx(ctx, MTK_INST_IRQ_RECEIVED);
  87. return IRQ_HANDLED;
  88. }
  89. static void mtk_vcodec_enc_reset_handler(void *priv)
  90. {
  91. struct mtk_vcodec_dev *dev = priv;
  92. struct mtk_vcodec_ctx *ctx;
  93. mtk_v4l2_debug(0, "Watchdog timeout!!");
  94. mutex_lock(&dev->dev_mutex);
  95. list_for_each_entry(ctx, &dev->ctx_list, list) {
  96. ctx->state = MTK_STATE_ABORT;
  97. mtk_v4l2_debug(0, "[%d] Change to state MTK_STATE_ABORT",
  98. ctx->id);
  99. }
  100. mutex_unlock(&dev->dev_mutex);
  101. }
  102. static int fops_vcodec_open(struct file *file)
  103. {
  104. struct mtk_vcodec_dev *dev = video_drvdata(file);
  105. struct mtk_vcodec_ctx *ctx = NULL;
  106. int ret = 0;
  107. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  108. if (!ctx)
  109. return -ENOMEM;
  110. mutex_lock(&dev->dev_mutex);
  111. /*
  112. * Use simple counter to uniquely identify this context. Only
  113. * used for logging.
  114. */
  115. ctx->id = dev->id_counter++;
  116. v4l2_fh_init(&ctx->fh, video_devdata(file));
  117. file->private_data = &ctx->fh;
  118. v4l2_fh_add(&ctx->fh);
  119. INIT_LIST_HEAD(&ctx->list);
  120. ctx->dev = dev;
  121. init_waitqueue_head(&ctx->queue);
  122. ctx->type = MTK_INST_ENCODER;
  123. ret = mtk_vcodec_enc_ctrls_setup(ctx);
  124. if (ret) {
  125. mtk_v4l2_err("Failed to setup controls() (%d)",
  126. ret);
  127. goto err_ctrls_setup;
  128. }
  129. ctx->m2m_ctx = v4l2_m2m_ctx_init(dev->m2m_dev_enc, ctx,
  130. &mtk_vcodec_enc_queue_init);
  131. if (IS_ERR((__force void *)ctx->m2m_ctx)) {
  132. ret = PTR_ERR((__force void *)ctx->m2m_ctx);
  133. mtk_v4l2_err("Failed to v4l2_m2m_ctx_init() (%d)",
  134. ret);
  135. goto err_m2m_ctx_init;
  136. }
  137. mtk_vcodec_enc_set_default_params(ctx);
  138. if (v4l2_fh_is_singular(&ctx->fh)) {
  139. /*
  140. * vpu_load_firmware checks if it was loaded already and
  141. * does nothing in that case
  142. */
  143. ret = vpu_load_firmware(dev->vpu_plat_dev);
  144. if (ret < 0) {
  145. /*
  146. * Return 0 if downloading firmware successfully,
  147. * otherwise it is failed
  148. */
  149. mtk_v4l2_err("vpu_load_firmware failed!");
  150. goto err_load_fw;
  151. }
  152. dev->enc_capability =
  153. vpu_get_venc_hw_capa(dev->vpu_plat_dev);
  154. mtk_v4l2_debug(0, "encoder capability %x", dev->enc_capability);
  155. }
  156. mtk_v4l2_debug(2, "Create instance [%d]@%p m2m_ctx=%p ",
  157. ctx->id, ctx, ctx->m2m_ctx);
  158. list_add(&ctx->list, &dev->ctx_list);
  159. mutex_unlock(&dev->dev_mutex);
  160. mtk_v4l2_debug(0, "%s encoder [%d]", dev_name(&dev->plat_dev->dev),
  161. ctx->id);
  162. return ret;
  163. /* Deinit when failure occurred */
  164. err_load_fw:
  165. v4l2_m2m_ctx_release(ctx->m2m_ctx);
  166. err_m2m_ctx_init:
  167. v4l2_ctrl_handler_free(&ctx->ctrl_hdl);
  168. err_ctrls_setup:
  169. v4l2_fh_del(&ctx->fh);
  170. v4l2_fh_exit(&ctx->fh);
  171. kfree(ctx);
  172. mutex_unlock(&dev->dev_mutex);
  173. return ret;
  174. }
  175. static int fops_vcodec_release(struct file *file)
  176. {
  177. struct mtk_vcodec_dev *dev = video_drvdata(file);
  178. struct mtk_vcodec_ctx *ctx = fh_to_ctx(file->private_data);
  179. mtk_v4l2_debug(1, "[%d] encoder", ctx->id);
  180. mutex_lock(&dev->dev_mutex);
  181. mtk_vcodec_enc_release(ctx);
  182. v4l2_fh_del(&ctx->fh);
  183. v4l2_fh_exit(&ctx->fh);
  184. v4l2_ctrl_handler_free(&ctx->ctrl_hdl);
  185. v4l2_m2m_ctx_release(ctx->m2m_ctx);
  186. list_del_init(&ctx->list);
  187. kfree(ctx);
  188. mutex_unlock(&dev->dev_mutex);
  189. return 0;
  190. }
  191. static const struct v4l2_file_operations mtk_vcodec_fops = {
  192. .owner = THIS_MODULE,
  193. .open = fops_vcodec_open,
  194. .release = fops_vcodec_release,
  195. .poll = v4l2_m2m_fop_poll,
  196. .unlocked_ioctl = video_ioctl2,
  197. .mmap = v4l2_m2m_fop_mmap,
  198. };
  199. static int mtk_vcodec_probe(struct platform_device *pdev)
  200. {
  201. struct mtk_vcodec_dev *dev;
  202. struct video_device *vfd_enc;
  203. struct resource *res;
  204. int i, j, ret;
  205. dev = devm_kzalloc(&pdev->dev, sizeof(*dev), GFP_KERNEL);
  206. if (!dev)
  207. return -ENOMEM;
  208. INIT_LIST_HEAD(&dev->ctx_list);
  209. dev->plat_dev = pdev;
  210. dev->vpu_plat_dev = vpu_get_plat_device(dev->plat_dev);
  211. if (dev->vpu_plat_dev == NULL) {
  212. mtk_v4l2_err("[VPU] vpu device in not ready");
  213. return -EPROBE_DEFER;
  214. }
  215. vpu_wdt_reg_handler(dev->vpu_plat_dev, mtk_vcodec_enc_reset_handler,
  216. dev, VPU_RST_ENC);
  217. ret = mtk_vcodec_init_enc_pm(dev);
  218. if (ret < 0) {
  219. dev_err(&pdev->dev, "Failed to get mt vcodec clock source!");
  220. return ret;
  221. }
  222. for (i = VENC_SYS, j = 0; i < NUM_MAX_VCODEC_REG_BASE; i++, j++) {
  223. res = platform_get_resource(pdev, IORESOURCE_MEM, j);
  224. if (res == NULL) {
  225. dev_err(&pdev->dev, "get memory resource failed.");
  226. ret = -ENXIO;
  227. goto err_res;
  228. }
  229. dev->reg_base[i] = devm_ioremap_resource(&pdev->dev, res);
  230. if (IS_ERR((__force void *)dev->reg_base[i])) {
  231. ret = PTR_ERR((__force void *)dev->reg_base[i]);
  232. goto err_res;
  233. }
  234. mtk_v4l2_debug(2, "reg[%d] base=0x%p", i, dev->reg_base[i]);
  235. }
  236. res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
  237. if (res == NULL) {
  238. dev_err(&pdev->dev, "failed to get irq resource");
  239. ret = -ENOENT;
  240. goto err_res;
  241. }
  242. dev->enc_irq = platform_get_irq(pdev, 0);
  243. ret = devm_request_irq(&pdev->dev, dev->enc_irq,
  244. mtk_vcodec_enc_irq_handler,
  245. 0, pdev->name, dev);
  246. if (ret) {
  247. dev_err(&pdev->dev, "Failed to install dev->enc_irq %d (%d)",
  248. dev->enc_irq,
  249. ret);
  250. ret = -EINVAL;
  251. goto err_res;
  252. }
  253. dev->enc_lt_irq = platform_get_irq(pdev, 1);
  254. ret = devm_request_irq(&pdev->dev,
  255. dev->enc_lt_irq, mtk_vcodec_enc_lt_irq_handler,
  256. 0, pdev->name, dev);
  257. if (ret) {
  258. dev_err(&pdev->dev,
  259. "Failed to install dev->enc_lt_irq %d (%d)",
  260. dev->enc_lt_irq, ret);
  261. ret = -EINVAL;
  262. goto err_res;
  263. }
  264. disable_irq(dev->enc_irq);
  265. disable_irq(dev->enc_lt_irq); /* VENC_LT */
  266. mutex_init(&dev->enc_mutex);
  267. mutex_init(&dev->dev_mutex);
  268. spin_lock_init(&dev->irqlock);
  269. snprintf(dev->v4l2_dev.name, sizeof(dev->v4l2_dev.name), "%s",
  270. "[MTK_V4L2_VENC]");
  271. ret = v4l2_device_register(&pdev->dev, &dev->v4l2_dev);
  272. if (ret) {
  273. mtk_v4l2_err("v4l2_device_register err=%d", ret);
  274. goto err_res;
  275. }
  276. init_waitqueue_head(&dev->queue);
  277. /* allocate video device for encoder and register it */
  278. vfd_enc = video_device_alloc();
  279. if (!vfd_enc) {
  280. mtk_v4l2_err("Failed to allocate video device");
  281. ret = -ENOMEM;
  282. goto err_enc_alloc;
  283. }
  284. vfd_enc->fops = &mtk_vcodec_fops;
  285. vfd_enc->ioctl_ops = &mtk_venc_ioctl_ops;
  286. vfd_enc->release = video_device_release;
  287. vfd_enc->lock = &dev->dev_mutex;
  288. vfd_enc->v4l2_dev = &dev->v4l2_dev;
  289. vfd_enc->vfl_dir = VFL_DIR_M2M;
  290. vfd_enc->device_caps = V4L2_CAP_VIDEO_M2M_MPLANE |
  291. V4L2_CAP_STREAMING;
  292. snprintf(vfd_enc->name, sizeof(vfd_enc->name), "%s",
  293. MTK_VCODEC_ENC_NAME);
  294. video_set_drvdata(vfd_enc, dev);
  295. dev->vfd_enc = vfd_enc;
  296. platform_set_drvdata(pdev, dev);
  297. dev->m2m_dev_enc = v4l2_m2m_init(&mtk_venc_m2m_ops);
  298. if (IS_ERR((__force void *)dev->m2m_dev_enc)) {
  299. mtk_v4l2_err("Failed to init mem2mem enc device");
  300. ret = PTR_ERR((__force void *)dev->m2m_dev_enc);
  301. goto err_enc_mem_init;
  302. }
  303. dev->encode_workqueue =
  304. alloc_ordered_workqueue(MTK_VCODEC_ENC_NAME,
  305. WQ_MEM_RECLAIM |
  306. WQ_FREEZABLE);
  307. if (!dev->encode_workqueue) {
  308. mtk_v4l2_err("Failed to create encode workqueue");
  309. ret = -EINVAL;
  310. goto err_event_workq;
  311. }
  312. ret = video_register_device(vfd_enc, VFL_TYPE_GRABBER, 1);
  313. if (ret) {
  314. mtk_v4l2_err("Failed to register video device");
  315. goto err_enc_reg;
  316. }
  317. mtk_v4l2_debug(0, "encoder registered as /dev/video%d",
  318. vfd_enc->num);
  319. return 0;
  320. err_enc_reg:
  321. destroy_workqueue(dev->encode_workqueue);
  322. err_event_workq:
  323. v4l2_m2m_release(dev->m2m_dev_enc);
  324. err_enc_mem_init:
  325. video_unregister_device(vfd_enc);
  326. err_enc_alloc:
  327. v4l2_device_unregister(&dev->v4l2_dev);
  328. err_res:
  329. mtk_vcodec_release_enc_pm(dev);
  330. return ret;
  331. }
  332. static const struct of_device_id mtk_vcodec_enc_match[] = {
  333. {.compatible = "mediatek,mt8173-vcodec-enc",},
  334. {},
  335. };
  336. MODULE_DEVICE_TABLE(of, mtk_vcodec_enc_match);
  337. static int mtk_vcodec_enc_remove(struct platform_device *pdev)
  338. {
  339. struct mtk_vcodec_dev *dev = platform_get_drvdata(pdev);
  340. mtk_v4l2_debug_enter();
  341. flush_workqueue(dev->encode_workqueue);
  342. destroy_workqueue(dev->encode_workqueue);
  343. if (dev->m2m_dev_enc)
  344. v4l2_m2m_release(dev->m2m_dev_enc);
  345. if (dev->vfd_enc)
  346. video_unregister_device(dev->vfd_enc);
  347. v4l2_device_unregister(&dev->v4l2_dev);
  348. mtk_vcodec_release_enc_pm(dev);
  349. return 0;
  350. }
  351. static struct platform_driver mtk_vcodec_enc_driver = {
  352. .probe = mtk_vcodec_probe,
  353. .remove = mtk_vcodec_enc_remove,
  354. .driver = {
  355. .name = MTK_VCODEC_ENC_NAME,
  356. .of_match_table = mtk_vcodec_enc_match,
  357. },
  358. };
  359. module_platform_driver(mtk_vcodec_enc_driver);
  360. MODULE_LICENSE("GPL v2");
  361. MODULE_DESCRIPTION("Mediatek video codec V4L2 encoder driver");