rockchip_drm_drv.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488
  1. /*
  2. * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
  3. * Author:Mark Yao <mark.yao@rock-chips.com>
  4. *
  5. * based on exynos_drm_drv.c
  6. *
  7. * This software is licensed under the terms of the GNU General Public
  8. * License version 2, as published by the Free Software Foundation, and
  9. * may be copied, distributed, and modified under those terms.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. */
  16. #include <asm/dma-iommu.h>
  17. #include <drm/drmP.h>
  18. #include <drm/drm_crtc_helper.h>
  19. #include <drm/drm_fb_helper.h>
  20. #include <drm/drm_gem_cma_helper.h>
  21. #include <drm/drm_of.h>
  22. #include <linux/dma-mapping.h>
  23. #include <linux/pm_runtime.h>
  24. #include <linux/module.h>
  25. #include <linux/of_graph.h>
  26. #include <linux/component.h>
  27. #include <linux/console.h>
  28. #include "rockchip_drm_drv.h"
  29. #include "rockchip_drm_fb.h"
  30. #include "rockchip_drm_fbdev.h"
  31. #include "rockchip_drm_gem.h"
  32. #define DRIVER_NAME "rockchip"
  33. #define DRIVER_DESC "RockChip Soc DRM"
  34. #define DRIVER_DATE "20140818"
  35. #define DRIVER_MAJOR 1
  36. #define DRIVER_MINOR 0
  37. static bool is_support_iommu = true;
  38. static struct drm_driver rockchip_drm_driver;
  39. /*
  40. * Attach a (component) device to the shared drm dma mapping from master drm
  41. * device. This is used by the VOPs to map GEM buffers to a common DMA
  42. * mapping.
  43. */
  44. int rockchip_drm_dma_attach_device(struct drm_device *drm_dev,
  45. struct device *dev)
  46. {
  47. struct dma_iommu_mapping *mapping = drm_dev->dev->archdata.mapping;
  48. int ret;
  49. if (!is_support_iommu)
  50. return 0;
  51. ret = dma_set_coherent_mask(dev, DMA_BIT_MASK(32));
  52. if (ret)
  53. return ret;
  54. dma_set_max_seg_size(dev, DMA_BIT_MASK(32));
  55. return arm_iommu_attach_device(dev, mapping);
  56. }
  57. void rockchip_drm_dma_detach_device(struct drm_device *drm_dev,
  58. struct device *dev)
  59. {
  60. if (!is_support_iommu)
  61. return;
  62. arm_iommu_detach_device(dev);
  63. }
  64. int rockchip_register_crtc_funcs(struct drm_crtc *crtc,
  65. const struct rockchip_crtc_funcs *crtc_funcs)
  66. {
  67. int pipe = drm_crtc_index(crtc);
  68. struct rockchip_drm_private *priv = crtc->dev->dev_private;
  69. if (pipe >= ROCKCHIP_MAX_CRTC)
  70. return -EINVAL;
  71. priv->crtc_funcs[pipe] = crtc_funcs;
  72. return 0;
  73. }
  74. void rockchip_unregister_crtc_funcs(struct drm_crtc *crtc)
  75. {
  76. int pipe = drm_crtc_index(crtc);
  77. struct rockchip_drm_private *priv = crtc->dev->dev_private;
  78. if (pipe >= ROCKCHIP_MAX_CRTC)
  79. return;
  80. priv->crtc_funcs[pipe] = NULL;
  81. }
  82. static int rockchip_drm_crtc_enable_vblank(struct drm_device *dev,
  83. unsigned int pipe)
  84. {
  85. struct rockchip_drm_private *priv = dev->dev_private;
  86. struct drm_crtc *crtc = drm_crtc_from_index(dev, pipe);
  87. if (crtc && priv->crtc_funcs[pipe] &&
  88. priv->crtc_funcs[pipe]->enable_vblank)
  89. return priv->crtc_funcs[pipe]->enable_vblank(crtc);
  90. return 0;
  91. }
  92. static void rockchip_drm_crtc_disable_vblank(struct drm_device *dev,
  93. unsigned int pipe)
  94. {
  95. struct rockchip_drm_private *priv = dev->dev_private;
  96. struct drm_crtc *crtc = drm_crtc_from_index(dev, pipe);
  97. if (crtc && priv->crtc_funcs[pipe] &&
  98. priv->crtc_funcs[pipe]->enable_vblank)
  99. priv->crtc_funcs[pipe]->disable_vblank(crtc);
  100. }
  101. static int rockchip_drm_bind(struct device *dev)
  102. {
  103. struct drm_device *drm_dev;
  104. struct rockchip_drm_private *private;
  105. struct dma_iommu_mapping *mapping = NULL;
  106. int ret;
  107. drm_dev = drm_dev_alloc(&rockchip_drm_driver, dev);
  108. if (IS_ERR(drm_dev))
  109. return PTR_ERR(drm_dev);
  110. dev_set_drvdata(dev, drm_dev);
  111. private = devm_kzalloc(drm_dev->dev, sizeof(*private), GFP_KERNEL);
  112. if (!private) {
  113. ret = -ENOMEM;
  114. goto err_free;
  115. }
  116. drm_dev->dev_private = private;
  117. INIT_LIST_HEAD(&private->psr_list);
  118. spin_lock_init(&private->psr_list_lock);
  119. drm_mode_config_init(drm_dev);
  120. rockchip_drm_mode_config_init(drm_dev);
  121. dev->dma_parms = devm_kzalloc(dev, sizeof(*dev->dma_parms),
  122. GFP_KERNEL);
  123. if (!dev->dma_parms) {
  124. ret = -ENOMEM;
  125. goto err_config_cleanup;
  126. }
  127. if (is_support_iommu) {
  128. /* TODO(djkurtz): fetch the mapping start/size from somewhere */
  129. mapping = arm_iommu_create_mapping(&platform_bus_type,
  130. 0x00000000,
  131. SZ_2G);
  132. if (IS_ERR(mapping)) {
  133. ret = PTR_ERR(mapping);
  134. goto err_config_cleanup;
  135. }
  136. ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));
  137. if (ret)
  138. goto err_release_mapping;
  139. dma_set_max_seg_size(dev, DMA_BIT_MASK(32));
  140. ret = arm_iommu_attach_device(dev, mapping);
  141. if (ret)
  142. goto err_release_mapping;
  143. }
  144. /* Try to bind all sub drivers. */
  145. ret = component_bind_all(dev, drm_dev);
  146. if (ret)
  147. goto err_detach_device;
  148. /* init kms poll for handling hpd */
  149. drm_kms_helper_poll_init(drm_dev);
  150. /*
  151. * enable drm irq mode.
  152. * - with irq_enabled = true, we can use the vblank feature.
  153. */
  154. drm_dev->irq_enabled = true;
  155. ret = drm_vblank_init(drm_dev, ROCKCHIP_MAX_CRTC);
  156. if (ret)
  157. goto err_kms_helper_poll_fini;
  158. drm_mode_config_reset(drm_dev);
  159. ret = rockchip_drm_fbdev_init(drm_dev);
  160. if (ret)
  161. goto err_vblank_cleanup;
  162. ret = drm_dev_register(drm_dev, 0);
  163. if (ret)
  164. goto err_fbdev_fini;
  165. if (is_support_iommu)
  166. arm_iommu_release_mapping(mapping);
  167. return 0;
  168. err_fbdev_fini:
  169. rockchip_drm_fbdev_fini(drm_dev);
  170. err_vblank_cleanup:
  171. drm_vblank_cleanup(drm_dev);
  172. err_kms_helper_poll_fini:
  173. drm_kms_helper_poll_fini(drm_dev);
  174. component_unbind_all(dev, drm_dev);
  175. err_detach_device:
  176. if (is_support_iommu)
  177. arm_iommu_detach_device(dev);
  178. err_release_mapping:
  179. if (is_support_iommu)
  180. arm_iommu_release_mapping(mapping);
  181. err_config_cleanup:
  182. drm_mode_config_cleanup(drm_dev);
  183. drm_dev->dev_private = NULL;
  184. err_free:
  185. drm_dev_unref(drm_dev);
  186. return ret;
  187. }
  188. static void rockchip_drm_unbind(struct device *dev)
  189. {
  190. struct drm_device *drm_dev = dev_get_drvdata(dev);
  191. rockchip_drm_fbdev_fini(drm_dev);
  192. drm_vblank_cleanup(drm_dev);
  193. drm_kms_helper_poll_fini(drm_dev);
  194. component_unbind_all(dev, drm_dev);
  195. if (is_support_iommu)
  196. arm_iommu_detach_device(dev);
  197. drm_mode_config_cleanup(drm_dev);
  198. drm_dev->dev_private = NULL;
  199. drm_dev_unregister(drm_dev);
  200. drm_dev_unref(drm_dev);
  201. dev_set_drvdata(dev, NULL);
  202. }
  203. static void rockchip_drm_lastclose(struct drm_device *dev)
  204. {
  205. struct rockchip_drm_private *priv = dev->dev_private;
  206. drm_fb_helper_restore_fbdev_mode_unlocked(&priv->fbdev_helper);
  207. }
  208. static const struct file_operations rockchip_drm_driver_fops = {
  209. .owner = THIS_MODULE,
  210. .open = drm_open,
  211. .mmap = rockchip_gem_mmap,
  212. .poll = drm_poll,
  213. .read = drm_read,
  214. .unlocked_ioctl = drm_ioctl,
  215. .compat_ioctl = drm_compat_ioctl,
  216. .release = drm_release,
  217. };
  218. static struct drm_driver rockchip_drm_driver = {
  219. .driver_features = DRIVER_MODESET | DRIVER_GEM |
  220. DRIVER_PRIME | DRIVER_ATOMIC,
  221. .lastclose = rockchip_drm_lastclose,
  222. .get_vblank_counter = drm_vblank_no_hw_counter,
  223. .enable_vblank = rockchip_drm_crtc_enable_vblank,
  224. .disable_vblank = rockchip_drm_crtc_disable_vblank,
  225. .gem_vm_ops = &drm_gem_cma_vm_ops,
  226. .gem_free_object_unlocked = rockchip_gem_free_object,
  227. .dumb_create = rockchip_gem_dumb_create,
  228. .dumb_map_offset = rockchip_gem_dumb_map_offset,
  229. .dumb_destroy = drm_gem_dumb_destroy,
  230. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  231. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  232. .gem_prime_import = drm_gem_prime_import,
  233. .gem_prime_export = drm_gem_prime_export,
  234. .gem_prime_get_sg_table = rockchip_gem_prime_get_sg_table,
  235. .gem_prime_vmap = rockchip_gem_prime_vmap,
  236. .gem_prime_vunmap = rockchip_gem_prime_vunmap,
  237. .gem_prime_mmap = rockchip_gem_mmap_buf,
  238. .fops = &rockchip_drm_driver_fops,
  239. .name = DRIVER_NAME,
  240. .desc = DRIVER_DESC,
  241. .date = DRIVER_DATE,
  242. .major = DRIVER_MAJOR,
  243. .minor = DRIVER_MINOR,
  244. };
  245. #ifdef CONFIG_PM_SLEEP
  246. static void rockchip_drm_fb_suspend(struct drm_device *drm)
  247. {
  248. struct rockchip_drm_private *priv = drm->dev_private;
  249. console_lock();
  250. drm_fb_helper_set_suspend(&priv->fbdev_helper, 1);
  251. console_unlock();
  252. }
  253. static void rockchip_drm_fb_resume(struct drm_device *drm)
  254. {
  255. struct rockchip_drm_private *priv = drm->dev_private;
  256. console_lock();
  257. drm_fb_helper_set_suspend(&priv->fbdev_helper, 0);
  258. console_unlock();
  259. }
  260. static int rockchip_drm_sys_suspend(struct device *dev)
  261. {
  262. struct drm_device *drm = dev_get_drvdata(dev);
  263. struct rockchip_drm_private *priv = drm->dev_private;
  264. drm_kms_helper_poll_disable(drm);
  265. rockchip_drm_fb_suspend(drm);
  266. priv->state = drm_atomic_helper_suspend(drm);
  267. if (IS_ERR(priv->state)) {
  268. rockchip_drm_fb_resume(drm);
  269. drm_kms_helper_poll_enable(drm);
  270. return PTR_ERR(priv->state);
  271. }
  272. return 0;
  273. }
  274. static int rockchip_drm_sys_resume(struct device *dev)
  275. {
  276. struct drm_device *drm = dev_get_drvdata(dev);
  277. struct rockchip_drm_private *priv = drm->dev_private;
  278. drm_atomic_helper_resume(drm, priv->state);
  279. rockchip_drm_fb_resume(drm);
  280. drm_kms_helper_poll_enable(drm);
  281. return 0;
  282. }
  283. #endif
  284. static const struct dev_pm_ops rockchip_drm_pm_ops = {
  285. SET_SYSTEM_SLEEP_PM_OPS(rockchip_drm_sys_suspend,
  286. rockchip_drm_sys_resume)
  287. };
  288. static int compare_of(struct device *dev, void *data)
  289. {
  290. struct device_node *np = data;
  291. return dev->of_node == np;
  292. }
  293. static void rockchip_add_endpoints(struct device *dev,
  294. struct component_match **match,
  295. struct device_node *port)
  296. {
  297. struct device_node *ep, *remote;
  298. for_each_child_of_node(port, ep) {
  299. remote = of_graph_get_remote_port_parent(ep);
  300. if (!remote || !of_device_is_available(remote)) {
  301. of_node_put(remote);
  302. continue;
  303. } else if (!of_device_is_available(remote->parent)) {
  304. dev_warn(dev, "parent device of %s is not available\n",
  305. remote->full_name);
  306. of_node_put(remote);
  307. continue;
  308. }
  309. drm_of_component_match_add(dev, match, compare_of, remote);
  310. of_node_put(remote);
  311. }
  312. }
  313. static const struct component_master_ops rockchip_drm_ops = {
  314. .bind = rockchip_drm_bind,
  315. .unbind = rockchip_drm_unbind,
  316. };
  317. static int rockchip_drm_platform_probe(struct platform_device *pdev)
  318. {
  319. struct device *dev = &pdev->dev;
  320. struct component_match *match = NULL;
  321. struct device_node *np = dev->of_node;
  322. struct device_node *port;
  323. int i;
  324. if (!np)
  325. return -ENODEV;
  326. /*
  327. * Bind the crtc ports first, so that
  328. * drm_of_find_possible_crtcs called from encoder .bind callbacks
  329. * works as expected.
  330. */
  331. for (i = 0;; i++) {
  332. struct device_node *iommu;
  333. port = of_parse_phandle(np, "ports", i);
  334. if (!port)
  335. break;
  336. if (!of_device_is_available(port->parent)) {
  337. of_node_put(port);
  338. continue;
  339. }
  340. iommu = of_parse_phandle(port->parent, "iommus", 0);
  341. if (!iommu || !of_device_is_available(iommu->parent)) {
  342. dev_dbg(dev, "no iommu attached for %s, using non-iommu buffers\n",
  343. port->parent->full_name);
  344. /*
  345. * if there is a crtc not support iommu, force set all
  346. * crtc use non-iommu buffer.
  347. */
  348. is_support_iommu = false;
  349. }
  350. of_node_put(iommu);
  351. drm_of_component_match_add(dev, &match, compare_of,
  352. port->parent);
  353. of_node_put(port);
  354. }
  355. if (i == 0) {
  356. dev_err(dev, "missing 'ports' property\n");
  357. return -ENODEV;
  358. }
  359. if (!match) {
  360. dev_err(dev, "No available vop found for display-subsystem.\n");
  361. return -ENODEV;
  362. }
  363. /*
  364. * For each bound crtc, bind the encoders attached to its
  365. * remote endpoint.
  366. */
  367. for (i = 0;; i++) {
  368. port = of_parse_phandle(np, "ports", i);
  369. if (!port)
  370. break;
  371. if (!of_device_is_available(port->parent)) {
  372. of_node_put(port);
  373. continue;
  374. }
  375. rockchip_add_endpoints(dev, &match, port);
  376. of_node_put(port);
  377. }
  378. return component_master_add_with_match(dev, &rockchip_drm_ops, match);
  379. }
  380. static int rockchip_drm_platform_remove(struct platform_device *pdev)
  381. {
  382. component_master_del(&pdev->dev, &rockchip_drm_ops);
  383. return 0;
  384. }
  385. static const struct of_device_id rockchip_drm_dt_ids[] = {
  386. { .compatible = "rockchip,display-subsystem", },
  387. { /* sentinel */ },
  388. };
  389. MODULE_DEVICE_TABLE(of, rockchip_drm_dt_ids);
  390. static struct platform_driver rockchip_drm_platform_driver = {
  391. .probe = rockchip_drm_platform_probe,
  392. .remove = rockchip_drm_platform_remove,
  393. .driver = {
  394. .name = "rockchip-drm",
  395. .of_match_table = rockchip_drm_dt_ids,
  396. .pm = &rockchip_drm_pm_ops,
  397. },
  398. };
  399. module_platform_driver(rockchip_drm_platform_driver);
  400. MODULE_AUTHOR("Mark Yao <mark.yao@rock-chips.com>");
  401. MODULE_DESCRIPTION("ROCKCHIP DRM Driver");
  402. MODULE_LICENSE("GPL v2");